This is the initial commit the port to the SAMD5x/E5x MCU family and also support for the Adafruit Metro M4 board. It port is untested and unfinished. It currently will not even link due to some missing clock related logic.
Squashed commit of the following:
arch/arm/src/samd5e5: Clean-up EIC logic.
arch/arm/src/samd5e5: Fix some compilation issues; Still issues with the EIC logic from samd2x.
arch/arm/src/samd5e5: Fix some compilation issues; bring in some EIC logic from samd2x.
arch/arm/src/samd5e5: Add NVMCTRL header file, fix some compiler problems, misc. clean-up.
configs/metro-m4: Add LED support.
arch/arm/src/samd5e5: Bring in SAML21 clock configuration. This is a WIP; it cannot possible even compile yet.
arch/arm/src/samd5e5: Leverage Cortex-M4 interrupt and SysTick logic from the SAM3/4.
arch/arm/src/samd5e5: Add SERCOM utility function.
arch/arm/src/samd5e5: Bring all SERCOM USART logic from SAMD2L2 to SAMD5E5. This is a brute coy with nothing more than more that name changes and extension from 5 to 7 SERCOMs.
arch/arm/src/samd5e5: Add sam_config.h header file
arch/arm/src/samd5e5/: Add Generic Clock (GCLK) utility functions.
arch/arm/src/samd5e5: Add EVSYS register definition file
arch/arm/src/samd5e5 and configs/metro-m4: Use SERCOM3 for the Arduino serial shield as console.
arch/arm/src/samd5e5/chip: Add SERCOM USART, SPI, I2C master, and slave register defintions header files
arch/arm/src/samd5e5/chip: Add AES, PM, TRNG, and WDT header files.
arch/arm/src/samd5e5/chip: Add pin multiplexing header files.
Various fixes to configuration system; fix metro-m4/nsh defconfig file.
configs/metro-m4: Add initial support for the Adafruit Metro M4 board.
arch/arm/src/samd5e5: Add peripheral clock helpers.
arch/arm/src/samd5e5/chip: Add PAC register definition header file. Fix some errors in the memory map header file.
arch/arm/src/samd5e5: Add chip.h headerf file.
arch/arm/src/samd5e5: Add PORT register definitions and support from SAML21.
arch/arm/include/samd5e5: Add interrupt vector definitions.
arch/arm/src/samd5e5: Add some boilerplate files. Correct some typos.
arch/arm/src/samd5e5/chip/sam_eic.h: Add EIC register definitions.
arch/arm/src/samd5e5/chip: Add OSC32KCTRL and OSCCTRL register definitions.
arch/arm/src/samd5e5/chip: Add GCLK, MCLK, and RSTC header files.
arch/arm/src/samd5e5/chip/sam_cmcc.h: Add CMCC register definitions
arch/arm/src/samd5e5/chip/sam_supc.h: Add SUPC header file.
arch/arm/src/samd5e5: Add start-up logic.
arch/arm/src/samd5e5: Add Make.defs file
arch/arm/src/samd5e5/chip: Add memory map header file.
arch/arm/include/samd5e5: Add chip.h header file.
arch/arm/Kconfig and arch/arm/src/samd5e5/Kconfig: Add configuration logic for the SAMD5x/Ex family.
2018-07-26 20:08:58 +02:00
|
|
|
#
|
|
|
|
# For a description of the syntax of this configuration file,
|
|
|
|
# see the file kconfig-language.txt in the NuttX tools repository.
|
|
|
|
#
|
|
|
|
|
|
|
|
if ARCH_BOARD_METRO_M4
|
2018-08-03 23:26:44 +02:00
|
|
|
|
|
|
|
choice
|
|
|
|
prompt "Execution memory"
|
|
|
|
default METRO_M4_RUNFROMFLASH
|
|
|
|
|
|
|
|
config METRO_M4_RUNFROMFLASH
|
|
|
|
bool "Run from FLASH"
|
|
|
|
select BOOT_RUNFROMFLASH
|
|
|
|
---help---
|
|
|
|
This is the normal configuration for building METRO M4 code.
|
|
|
|
|
|
|
|
config METRO_M4_RUNFROMSRAM
|
|
|
|
bool "Run from SRAM"
|
|
|
|
select BOOT_RUNFROMISRAM
|
|
|
|
---help---
|
|
|
|
During early bring-up, it is safer to execute entirely from
|
|
|
|
SRAM until you are confident in the initialization logic.
|
|
|
|
Then you can safely switch to FLASH.
|
|
|
|
|
|
|
|
REVISIT: This auto-selects CONFIG_BOOT_RUNFROMISRAM but I have
|
|
|
|
found, with some difficulty, that that choice still defaults to
|
|
|
|
CONFIG_BOOT_RUNFROMFLASH, causing link-time failures when running
|
|
|
|
from SRAM.
|
|
|
|
|
|
|
|
endchoice # Execution memory
|
2018-09-01 22:38:19 +02:00
|
|
|
|
|
|
|
config METRO_M4_32KHZXTAL
|
|
|
|
bool "32.768 KHz XTAL"
|
|
|
|
default n
|
|
|
|
---help---
|
|
|
|
According to the schematic, a 32.768 KHz crystal is installed on
|
|
|
|
board. However, I have been unable to use this crystal and thought
|
|
|
|
perhaps it is missing or defective on my board (there is a metal
|
|
|
|
package that could be a crystal on board, but I am not certain).
|
|
|
|
Another, more likely option is that there is a coding error on my
|
|
|
|
part that prevents the 32.768 KHz crystal from usable(?)
|
|
|
|
|
|
|
|
The configuration defaults to using the always-on OSCULP32 as the
|
|
|
|
slow clock source. This option will select instead XOSC32 as the
|
|
|
|
slow clock source.
|
|
|
|
|
|
|
|
|
2018-08-03 23:26:44 +02:00
|
|
|
endif # ARCH_BOARD_METRO_M4
|