2010-10-03 20:01:33 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* arch/avr/include/avr32/irq.h
|
|
|
|
*
|
|
|
|
* Copyright (C) 2010 Gregory Nutt. All rights reserved.
|
2012-09-13 20:32:24 +02:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
2010-10-03 20:01:33 +02:00
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/* This file should never be included directed but, rather, only indirectly
|
|
|
|
* through nuttx/irq.h
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ARCH_AVR_INCLUDE_AVR32_IRQ_H
|
|
|
|
#define __ARCH_AVR_INCLUDE_AVR32_IRQ_H
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Included Files
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#include <nuttx/irq.h>
|
2010-10-05 04:58:36 +02:00
|
|
|
#include <arch/avr32/avr32.h>
|
2010-10-03 20:01:33 +02:00
|
|
|
|
|
|
|
/****************************************************************************
|
2015-04-08 16:04:12 +02:00
|
|
|
* Pre-processor Definitions
|
2010-10-03 20:01:33 +02:00
|
|
|
****************************************************************************/
|
|
|
|
|
2010-10-14 17:42:15 +02:00
|
|
|
/* General notes about the AVR32 ABI:
|
|
|
|
*
|
|
|
|
* Scratch/Volatile Registers: r8-r12
|
|
|
|
* Preserved/Static Registers: r0-r7
|
|
|
|
* Parameter Passing: r12-R8 (in that order)
|
|
|
|
*/
|
|
|
|
|
2010-10-14 05:24:18 +02:00
|
|
|
/* Register state save array indices.
|
|
|
|
*
|
|
|
|
* The following registers are saved by the AVR32 hardware (for the case of
|
|
|
|
* interrupts only). Note the registers are order in the opposite order the
|
|
|
|
* they appear in memory (i.e., in the order of increasing address) because
|
|
|
|
* this makes it easier to following the ordering of pushing on a push-down
|
|
|
|
* stack.
|
|
|
|
*/
|
2014-04-14 00:22:22 +02:00
|
|
|
|
2010-10-14 05:24:18 +02:00
|
|
|
#define REG_R8 16
|
|
|
|
#define REG_R9 15
|
|
|
|
#define REG_R10 14
|
|
|
|
#define REG_R11 13
|
|
|
|
#define REG_R12 12
|
|
|
|
#define REG_R14 11
|
|
|
|
#define REG_R15 10
|
|
|
|
#define REG_SR 9
|
|
|
|
|
|
|
|
#define REG_LR REG_R14
|
|
|
|
#define REG_PC REG_R15
|
|
|
|
|
|
|
|
/* Additional registers saved in order have the full CPU context */
|
|
|
|
|
|
|
|
#define REG_R13 8
|
|
|
|
#define REG_SP REG_R13
|
|
|
|
|
|
|
|
#define REG_R0 7
|
|
|
|
#define REG_R1 6
|
|
|
|
#define REG_R2 5
|
|
|
|
#define REG_R3 4
|
|
|
|
#define REG_R4 3
|
|
|
|
#define REG_R5 2
|
|
|
|
#define REG_R6 1
|
|
|
|
#define REG_R7 0
|
|
|
|
|
|
|
|
/* Size of the register state save array (in 32-bit words) */
|
2010-10-03 20:01:33 +02:00
|
|
|
|
2010-10-14 05:24:18 +02:00
|
|
|
#define INTCONTEXT_REGS 8 /* r8-r12, lr, pc, sr */
|
|
|
|
#define XCPTCONTEXT_REGS 17 /* Plus r0-r7, sp */
|
2010-10-04 14:26:48 +02:00
|
|
|
|
2010-10-03 20:01:33 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* Public Types
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/* This struct defines the way the registers are stored. */
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
struct xcptcontext
|
|
|
|
{
|
2010-10-16 23:04:20 +02:00
|
|
|
/* The following function pointer is non-zero if there are pending signals
|
|
|
|
* to be processed.
|
2010-10-03 20:01:33 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef CONFIG_DISABLE_SIGNALS
|
|
|
|
void *sigdeliver; /* Actual type is sig_deliver_t */
|
2010-10-16 23:04:20 +02:00
|
|
|
|
|
|
|
/* These are saved copies of PC and SR used during signal processing.*/
|
|
|
|
|
|
|
|
uint32_t saved_pc;
|
|
|
|
uint32_t saved_sr;
|
2010-10-03 20:01:33 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Register save area */
|
|
|
|
|
|
|
|
uint32_t regs[XCPTCONTEXT_REGS];
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Inline functions
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
2016-02-14 23:11:25 +01:00
|
|
|
/* Name: up_irq_save, up_irq_restore, and friends.
|
|
|
|
*
|
|
|
|
* NOTE: This function should never be called from application code and,
|
|
|
|
* as a general rule unless you really know what you are doing, this
|
|
|
|
* function should not be called directly from operation system code either:
|
|
|
|
* Typically, the wrapper functions, enter_critical_section() and
|
|
|
|
* leave_critical section(), are probably what you really want.
|
|
|
|
*/
|
|
|
|
|
2010-10-05 04:58:36 +02:00
|
|
|
/* Read the AVR32 status register */
|
|
|
|
|
|
|
|
static inline uint32_t avr32_sr(void)
|
|
|
|
{
|
|
|
|
uint32_t sr;
|
|
|
|
__asm__ __volatile__ (
|
|
|
|
"mfsr\t%0,%1\n\t"
|
|
|
|
: "=r" (sr)
|
|
|
|
: "i" (AVR32_SR)
|
|
|
|
);
|
|
|
|
return sr;
|
|
|
|
}
|
|
|
|
|
2010-11-03 01:38:55 +01:00
|
|
|
/* Read the interrupt vector base address */
|
|
|
|
|
|
|
|
static inline uint32_t avr32_evba(void)
|
|
|
|
{
|
|
|
|
uint32_t evba;
|
|
|
|
__asm__ __volatile__ (
|
|
|
|
"mfsr\t%0,%1\n\t"
|
|
|
|
: "=r" (evba)
|
|
|
|
: "i" (AVR32_EVBA)
|
|
|
|
);
|
|
|
|
return evba;
|
|
|
|
}
|
|
|
|
|
2010-10-05 04:58:36 +02:00
|
|
|
/* Save the current interrupt enable state & disable all interrupts */
|
2010-10-03 20:01:33 +02:00
|
|
|
|
2016-02-14 23:11:25 +01:00
|
|
|
static inline irqstate_t up_irq_save(void)
|
2010-10-03 20:01:33 +02:00
|
|
|
{
|
2010-10-05 04:58:36 +02:00
|
|
|
irqstate_t sr = (irqstate_t)avr32_sr();
|
|
|
|
__asm__ __volatile__ (
|
|
|
|
"ssrf\t%0\n\t"
|
|
|
|
"nop\n\t"
|
|
|
|
"nop"
|
|
|
|
:
|
|
|
|
: "i" (AVR32_SR_GM_SHIFT)
|
|
|
|
);
|
|
|
|
return sr;
|
2010-10-03 20:01:33 +02:00
|
|
|
}
|
|
|
|
|
2010-10-05 04:58:36 +02:00
|
|
|
/* Restore saved interrupt state */
|
2010-10-03 20:01:33 +02:00
|
|
|
|
2016-02-14 23:11:25 +01:00
|
|
|
static inline void up_irq_restore(irqstate_t flags)
|
2010-10-03 20:01:33 +02:00
|
|
|
{
|
2010-10-05 04:58:36 +02:00
|
|
|
if ((flags & AVR32_SR_GM_MASK) == 0)
|
|
|
|
{
|
|
|
|
__asm__ __volatile__ (
|
|
|
|
"csrf\t%0\n\t"
|
|
|
|
"nop\n\t"
|
|
|
|
"nop"
|
|
|
|
:
|
|
|
|
: "i" (AVR32_SR_GM_SHIFT)
|
|
|
|
);
|
|
|
|
}
|
2010-10-03 20:01:33 +02:00
|
|
|
}
|
2011-03-29 02:07:02 +02:00
|
|
|
|
2010-10-03 20:01:33 +02:00
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
|
|
|
|
/****************************************************************************
|
2015-10-03 01:42:29 +02:00
|
|
|
* Public Data
|
2010-10-03 20:01:33 +02:00
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Public Function Prototypes
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#ifdef __cplusplus
|
|
|
|
#define EXTERN extern "C"
|
2015-06-13 03:26:01 +02:00
|
|
|
extern "C"
|
|
|
|
{
|
2010-10-03 20:01:33 +02:00
|
|
|
#else
|
|
|
|
#define EXTERN extern
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /* __ARCH_AVR_INCLUDE_AVR32_IRQ_H */
|
|
|
|
|