2021-06-04 09:30:49 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* boards/risc-v/rv32m1/rv32m1-vega/scripts/ld-itcm.script
|
|
|
|
*
|
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
* License. You may obtain a copy of the License at
|
|
|
|
*
|
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
*
|
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
* under the License.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
MEMORY
|
|
|
|
{
|
|
|
|
flash (rx) : ORIGIN = 0x00000000, LENGTH = 0x000FFF00
|
|
|
|
vector(rx) : ORIGIN = 0x000FFF00, LENGTH = 256
|
|
|
|
itcm (rx) : ORIGIN = 0x08000000, LENGTH = 64K
|
|
|
|
sram (rwx) : ORIGIN = 0x20000000, LENGTH = 0x00030000
|
|
|
|
}
|
|
|
|
|
|
|
|
OUTPUT_ARCH("riscv")
|
|
|
|
|
|
|
|
ENTRY(_stext)
|
|
|
|
EXTERN(_vectors)
|
|
|
|
SECTIONS
|
|
|
|
{
|
|
|
|
.boot : {
|
|
|
|
_sboot = ABSOLUTE(.);
|
|
|
|
KEEP(*(.boot))
|
|
|
|
_eboot = ABSOLUTE(.);
|
|
|
|
} > vector
|
|
|
|
|
|
|
|
.text : {
|
|
|
|
_stext = ABSOLUTE(.);
|
|
|
|
*(.text .text.*)
|
|
|
|
*(.fixup)
|
|
|
|
*(.gnu.warning)
|
|
|
|
*(.rodata .rodata.*)
|
|
|
|
*(.gnu.linkonce.t.*)
|
|
|
|
*(.glue_7)
|
|
|
|
*(.glue_7t)
|
|
|
|
*(.got)
|
|
|
|
*(.gcc_except_table)
|
|
|
|
*(.gnu.linkonce.r.*)
|
|
|
|
_etext = ABSOLUTE(.);
|
|
|
|
} > flash
|
|
|
|
|
|
|
|
.init_section : ALIGN(4) {
|
|
|
|
_sinit = ABSOLUTE(.);
|
2023-08-25 09:02:40 +02:00
|
|
|
KEEP(*(SORT_BY_INIT_PRIORITY(.init_array.*) SORT_BY_INIT_PRIORITY(.ctors.*)))
|
|
|
|
KEEP(*(.init_array .ctors))
|
2021-06-04 09:30:49 +02:00
|
|
|
_einit = ABSOLUTE(.);
|
|
|
|
} > flash
|
|
|
|
|
|
|
|
.ialign : {
|
|
|
|
. = ALIGN(4);
|
|
|
|
_slitcm = ABSOLUTE(.);
|
|
|
|
} > flash
|
|
|
|
|
|
|
|
.itcm : {
|
|
|
|
. = ALIGN(4);
|
|
|
|
_sitcm = ABSOLUTE(.);
|
|
|
|
_svitcm = ABSOLUTE(.);
|
|
|
|
_svector = .;
|
|
|
|
KEEP(*(.vectors))
|
|
|
|
_evector = .;
|
|
|
|
*(.itcm .itcm.*)
|
|
|
|
. = ALIGN(4);
|
|
|
|
_evitcm = ABSOLUTE(.);
|
|
|
|
_suvitcm = ABSOLUTE(.);
|
|
|
|
*(.uitcm .uitcm.*)
|
|
|
|
_euvitcm = ABSOLUTE(.);
|
|
|
|
_eitcm = ORIGIN(itcm) + LENGTH(itcm);
|
|
|
|
} > itcm AT > flash
|
|
|
|
|
|
|
|
.dalign : {
|
|
|
|
. = ALIGN(4);
|
|
|
|
_eronly = ABSOLUTE(.);
|
|
|
|
} > flash
|
|
|
|
|
|
|
|
.data : ALIGN(4) {
|
|
|
|
_sdata = ABSOLUTE(.);
|
|
|
|
*(.data .data.*)
|
|
|
|
*(.sdata .sdata.* .sdata2.*)
|
|
|
|
*(.gnu.linkonce.d.*)
|
|
|
|
*(.gnu.linkonce.s.*)
|
|
|
|
CONSTRUCTORS
|
|
|
|
. = ALIGN(4);
|
|
|
|
_edata = ABSOLUTE(.);
|
|
|
|
} > sram AT > flash
|
|
|
|
|
|
|
|
.bss : ALIGN(4) {
|
|
|
|
_sbss = ABSOLUTE(.);
|
|
|
|
*(.bss .bss.*)
|
|
|
|
*(.sbss .sbss.*)
|
|
|
|
*(.gnu.linkonce.b.*)
|
|
|
|
*(.gnu.linkonce.sb.*)
|
|
|
|
*(COMMON)
|
|
|
|
. = ALIGN(4);
|
|
|
|
_ebss = ABSOLUTE(.);
|
|
|
|
} > sram
|
|
|
|
|
|
|
|
/* Stabs debugging sections. */
|
|
|
|
|
|
|
|
.stab 0 : { *(.stab) }
|
|
|
|
.stabstr 0 : { *(.stabstr) }
|
|
|
|
.stab.excl 0 : { *(.stab.excl) }
|
|
|
|
.stab.exclstr 0 : { *(.stab.exclstr) }
|
|
|
|
.stab.index 0 : { *(.stab.index) }
|
|
|
|
.stab.indexstr 0 : { *(.stab.indexstr) }
|
|
|
|
.comment 0 : { *(.comment) }
|
|
|
|
.debug_abbrev 0 : { *(.debug_abbrev) }
|
|
|
|
.debug_info 0 : { *(.debug_info) }
|
|
|
|
.debug_line 0 : { *(.debug_line) }
|
|
|
|
.debug_pubnames 0 : { *(.debug_pubnames) }
|
|
|
|
.debug_aranges 0 : { *(.debug_aranges) }
|
|
|
|
}
|