2019-08-16 15:40:59 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* boards/arm/tiva/tm4c1294-launchpad/include/board.h
|
2015-02-12 00:30:38 +01:00
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
* License. You may obtain a copy of the License at
|
2015-02-12 00:30:38 +01:00
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
2015-02-12 00:30:38 +01:00
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
* under the License.
|
2015-02-12 00:30:38 +01:00
|
|
|
*
|
2019-08-16 15:40:59 +02:00
|
|
|
****************************************************************************/
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
#ifndef __BOARDS_ARM_TIVA_TM4C1294_LAUNCHPAD_INCLUDE_BOARD_H
|
|
|
|
#define __BOARDS_ARM_TIVA_TM4C1294_LAUNCHPAD_INCLUDE_BOARD_H
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/****************************************************************************
|
2015-02-12 00:30:38 +01:00
|
|
|
* Included Files
|
2019-08-16 15:40:59 +02:00
|
|
|
****************************************************************************/
|
2015-02-12 00:30:38 +01:00
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
# include <stdbool.h>
|
|
|
|
#endif
|
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/****************************************************************************
|
2015-02-12 00:30:38 +01:00
|
|
|
* Pre-processor Definitions
|
2019-08-16 15:40:59 +02:00
|
|
|
****************************************************************************/
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/* Clocking *****************************************************************/
|
2015-02-12 00:30:38 +01:00
|
|
|
|
|
|
|
/* Crystals on-board the EK-TM4C1294XL include:
|
|
|
|
*
|
2019-08-16 15:40:59 +02:00
|
|
|
* 1. 25.0MHz (Y2) is connected to OSC0/1 pins and is used as the run mode
|
|
|
|
* input to the PLL.
|
2015-02-12 00:30:38 +01:00
|
|
|
* 2. 32.768kHz (Y3) connected to XOSC0/1 and clocks the hibernation module.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define SYSCON_RCC_XTAL SYSCON_RCC_XTAL16000KHZ /* On-board crystal is 25 MHz */
|
|
|
|
#define XTAL_FREQUENCY 25000000
|
|
|
|
|
|
|
|
/* Frequencies of other clock sources */
|
|
|
|
|
|
|
|
#define PIOSC_FREQUENCY 16000000 /* Precision internal oscillator */
|
2015-05-21 02:34:15 +02:00
|
|
|
#define RTCOSC_FREQUENCY 32768 /* Hibernation module RTC oscillator */
|
2015-02-12 00:30:38 +01:00
|
|
|
#define LFIOSC_FREQUENCY 33000 /* Low frequency internal oscillator */
|
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/* The PLL generates Fvco according to the following formulae.
|
|
|
|
* The input clock to the PLL may be either the external crystal (Fxtal)
|
|
|
|
* or PIOSC (Fpiosc).
|
|
|
|
* This logic supports only the external crystal as the PLL source clock.
|
2015-02-12 00:30:38 +01:00
|
|
|
*
|
|
|
|
* Fin = Fxtal / (Q + 1 )(N + 1) -OR- Fpiosc / (Q + 1)(N + 1)
|
|
|
|
* Mdiv = Mint + (MFrac / 1024)
|
|
|
|
* Fvco = Fin * Mdiv
|
|
|
|
*
|
2019-08-16 15:40:59 +02:00
|
|
|
* Where the register fields Q and N actually hold (Q-1) and (N-1).
|
|
|
|
* The following setup then generates Fvco = 480MHz:
|
2015-02-12 00:30:38 +01:00
|
|
|
*
|
|
|
|
* Fin = 25 MHz / 1 / 5 = 5 MHz
|
|
|
|
* Mdiv = 96
|
|
|
|
* Fvco = 480
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define BOARD_PLL_MINT 96 /* Integer part of PLL M value */
|
|
|
|
#define BOARD_PLL_MFRAC 0 /* Fractional part of PLL M value */
|
|
|
|
#define BOARD_PLL_N 5 /* PLL N value */
|
|
|
|
#define BOARD_PLL_Q 1 /* PLL Q value */
|
|
|
|
|
|
|
|
#define BOARD_FVCO_FREQUENCY 480000000 /* Resulting Fvco */
|
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/* When the PLL is active, the system clock frequency (SysClk) is calculated
|
|
|
|
* using the following equation:
|
2015-02-12 00:30:38 +01:00
|
|
|
*
|
|
|
|
* SysClk = Fvco/ (sysdiv + 1)
|
|
|
|
*
|
|
|
|
* The following setup generates Sysclk = 120MHz:
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define BOARD_PLL_SYSDIV 4 /* Sysclk = Fvco / 4 = 120MHz */
|
|
|
|
#define SYSCLK_FREQUENCY 120000000 /* Resulting SysClk frequency */
|
|
|
|
|
2018-12-09 20:35:42 +01:00
|
|
|
/* Peripheral Clock (PCLK)
|
|
|
|
*
|
|
|
|
* Same frequency as the SYSCLK
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define PCLK_FREQUENCY SYSCLK_FREQUENCY
|
|
|
|
|
2015-02-12 00:30:38 +01:00
|
|
|
/* Alternate Clock (ALTCLK)
|
|
|
|
*
|
2019-08-16 15:40:59 +02:00
|
|
|
* The ALTCLK provides a clock source of numerous frequencies to the
|
|
|
|
* general-purpose timer, SSI, and UART modules.
|
|
|
|
* The default source for the ALTCLK is the Precision
|
|
|
|
* Internal Oscillator (PIOSC).
|
|
|
|
* The Hibernation Real-time Clock (RTCOSC) and Low
|
|
|
|
* Frequency Internal Oscillator (LFIOSC) are alternatives.
|
|
|
|
* If the RTCOSC Output is selected, the clock source must also be enabled
|
|
|
|
* in the Hibernation module.
|
2015-02-12 00:30:38 +01:00
|
|
|
*/
|
|
|
|
|
|
|
|
#define BOARD_ALTCLKCFG SYSCON_ALTCLKCFG_ALTCLK_PIOSC
|
|
|
|
#define ALTCLK_FREQUENCY PIOSC_FREQUENCY
|
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/* LED definitions **********************************************************/
|
|
|
|
|
2015-05-21 02:34:15 +02:00
|
|
|
/* The EK-TM4C1294XL has 5 green LEDs.
|
|
|
|
* LED D0 is lit when 3.3V power supply is available .
|
|
|
|
* LEDs D1 and D2 are general purpose LEDs.
|
|
|
|
* LEDs D3 and D4 can be used for Ethernet link and activity.
|
2015-02-12 00:30:38 +01:00
|
|
|
*
|
|
|
|
* --- ------------
|
|
|
|
* Pin Pin Function
|
|
|
|
* --- ------------
|
2015-05-21 02:34:15 +02:00
|
|
|
* PN1 green LED D1
|
|
|
|
* PN0 green LED D2
|
|
|
|
* PF4 green LED D3
|
|
|
|
* PF0 green LED D4
|
2015-02-12 00:30:38 +01:00
|
|
|
* --- ------------
|
|
|
|
*/
|
|
|
|
|
2015-11-01 17:53:34 +01:00
|
|
|
/* LED index values for use with board_userled() */
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2015-02-12 14:05:28 +01:00
|
|
|
#define BOARD_LED_D1 0
|
|
|
|
#define BOARD_LED_D2 1
|
|
|
|
#define BOARD_LED_D3 2
|
|
|
|
#define BOARD_LED_D4 3
|
|
|
|
#define BOARD_NLEDS 4
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2015-11-01 17:53:34 +01:00
|
|
|
/* LED bits for use with board_userled_all() */
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2015-02-12 14:05:28 +01:00
|
|
|
#define BOARD_LED_D1_BIT (1 << BOARD_LED_D1)
|
|
|
|
#define BOARD_LED_D2_BIT (1 << BOARD_LED_D2)
|
|
|
|
#define BOARD_LED_D3_BIT (1 << BOARD_LED_D3)
|
|
|
|
#define BOARD_LED_D4_BIT (1 << BOARD_LED_D4)
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/* If CONFIG_ARCH_LEDS is defined,
|
|
|
|
* then automated support for the EK-TM4C1294XL LED
|
2015-02-12 00:30:38 +01:00
|
|
|
* will be included in the build:
|
2019-08-16 15:40:59 +02:00
|
|
|
* LED1 LED2 LED3 LED4
|
2015-02-12 00:30:38 +01:00
|
|
|
*/
|
2019-08-16 15:40:59 +02:00
|
|
|
|
2015-05-21 02:34:15 +02:00
|
|
|
#define LED_STARTED 1 /* ON OFF NC NC */
|
|
|
|
#define LED_HEAPALLOCATE 0 /* NC NC NC NC */
|
|
|
|
#define LED_IRQSENABLED 0 /* NC NC NC NC */
|
|
|
|
#define LED_STACKCREATED 2 /* ON ON NC NC */
|
|
|
|
#define LED_INIRQ 0 /* NC NC NC NC */
|
|
|
|
#define LED_SIGNAL 0 /* NC NC NC NC */
|
|
|
|
#define LED_ASSERTION 0 /* NC NC NC NC */
|
|
|
|
#define LED_PANIC 3 /* OFF ON NC NC (flashing 2Hz) */
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/* Button definitions *******************************************************/
|
|
|
|
|
|
|
|
/* There are four push buttons on the board.
|
|
|
|
* Two of them are user controllable.
|
2015-02-12 00:30:38 +01:00
|
|
|
* The others are RESET and WAKE
|
|
|
|
*
|
|
|
|
* --- ------------
|
|
|
|
* Pin Pin Function
|
|
|
|
* --- ------------
|
|
|
|
* PJ0 USR_SW1
|
|
|
|
* PJ1 USR_SW2
|
|
|
|
* --- ------------
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define BUTTON_SW1 0
|
|
|
|
#define BUTTON_SW2 1
|
|
|
|
#define NUM_BUTTONS 2
|
|
|
|
|
|
|
|
#define BUTTON_SW1_BIT (1 << BUTTON_SW1)
|
|
|
|
#define BUTTON_SW2_BIT (1 << BUTTON_SW2)
|
|
|
|
|
2019-08-16 15:40:59 +02:00
|
|
|
/* Pin Multiplexing Disambiguation ******************************************/
|
|
|
|
|
2015-02-12 00:30:38 +01:00
|
|
|
/* Ethernet LEDs
|
|
|
|
*
|
2015-05-21 02:36:29 +02:00
|
|
|
* PF0/PF4/PF1 are used for Ethernet LEDs.
|
2015-05-21 02:34:15 +02:00
|
|
|
* PF0/EN0LED0/LED4 Ethernet link OK
|
2015-05-21 02:36:29 +02:00
|
|
|
* PF4/EN0LED1/LED3 Ethernet TX/RX activity
|
|
|
|
* PF1/EN0LED2 Ethernet 100-base TX
|
2015-02-12 00:30:38 +01:00
|
|
|
*/
|
|
|
|
|
2015-05-21 02:34:15 +02:00
|
|
|
#define GPIO_EN0_LED0 GPIO_EN0_LED0_1
|
|
|
|
#define GPIO_EN0_LED1 GPIO_EN0_LED1_1
|
2015-05-21 02:36:29 +02:00
|
|
|
#define GPIO_EN0_LED2 GPIO_EN0_LED2_1
|
2015-02-12 00:30:38 +01:00
|
|
|
|
2023-01-16 14:29:31 +01:00
|
|
|
#if CONFIG_TM4C1294_LAUNCHPAD_UART2_RX_D4
|
|
|
|
#define GPIO_UART2_RX GPIO_UART2_RX_2
|
|
|
|
#elif CONFIG_TM4C1294_LAUNCHPAD_UART2_RX_A6
|
|
|
|
#define GPIO_UART2_RX GPIO_UART2_RX_1
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if CONFIG_TM4C1294_LAUNCHPAD_UART2_TX_D5
|
|
|
|
#define GPIO_UART2_TX GPIO_UART2_TX_2
|
|
|
|
#elif CONFIG_TM4C1294_LAUNCHPAD_UART2_TX_A7
|
|
|
|
#define GPIO_UART2_TX GPIO_UART2_TX_1
|
|
|
|
#endif
|
|
|
|
|
2023-03-30 16:38:59 +02:00
|
|
|
/* Control pins for BOOST-CC2564MODA plugged into BoosterPack 1 or 2.
|
2018-12-15 22:47:49 +01:00
|
|
|
*
|
2023-03-30 16:38:59 +02:00
|
|
|
* BoosterPack1 BoosterPack2
|
|
|
|
*
|
|
|
|
* --- ------------ --- ------------
|
|
|
|
* Pin Pin Function Pin Pin Function
|
|
|
|
* --- ------------ --- ------------
|
|
|
|
* PM3 NSHUTD PM7 NSHUTD
|
|
|
|
* PG0 RTS PM0 RTS
|
|
|
|
* PL4 CTS PM1 CTS
|
|
|
|
* --- ------------ --- ------------
|
2018-12-15 22:47:49 +01:00
|
|
|
*/
|
|
|
|
|
|
|
|
#define UART7_GPIO_NSHUTD (GPIO_FUNC_OUTPUT | GPIO_PORTM | GPIO_PIN_3)
|
|
|
|
#define UART7_GPIO_RTS (GPIO_FUNC_OUTPUT | GPIO_PORTG | GPIO_PIN_0)
|
|
|
|
#define UART7_GPIO_CTS (GPIO_FUNC_INPUT | GPIO_PORTL | GPIO_PIN_4)
|
|
|
|
|
2023-03-30 16:38:59 +02:00
|
|
|
#define UART6_GPIO_NSHUTD (GPIO_FUNC_OUTPUT | GPIO_PORTM | GPIO_PIN_7)
|
|
|
|
#define UART6_GPIO_RTS (GPIO_FUNC_OUTPUT | GPIO_PORTM | GPIO_PIN_0)
|
|
|
|
#define UART6_GPIO_CTS (GPIO_FUNC_INPUT | GPIO_PORTM | GPIO_PIN_1)
|
|
|
|
|
|
|
|
/* Pins for I2C.
|
|
|
|
*
|
|
|
|
* BoosterPack1 I2C0 BoosterPack2 I2C2
|
|
|
|
*
|
|
|
|
* --- ------------ --- ------------
|
|
|
|
* Pin Pin Function Pin Pin Function
|
|
|
|
* --- ------------ --- ------------
|
|
|
|
* PB2 SCL PN5 SCL
|
|
|
|
* PB3 SDA PN4 SDA
|
|
|
|
* --- ------------ --- ------------
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define GPIO_I2C2_SCL GPIO_I2C2_SCL_3
|
|
|
|
#define GPIO_I2C2_SDA GPIO_I2C2_SDA_2
|
|
|
|
|
2020-01-31 19:07:39 +01:00
|
|
|
#endif /* __BOARDS_ARM_TIVA_TM4C1294_LAUNCHPAD_INCLUDE_BOARD_H */
|