2016-03-02 20:14:02 +01:00
|
|
|
/****************************************************************************
|
2019-08-07 22:49:39 +02:00
|
|
|
* boards/arm/imx6/sabre-6quad/scripts/dramboot.ld
|
2016-03-02 20:14:02 +01:00
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
* License. You may obtain a copy of the License at
|
2016-03-02 20:14:02 +01:00
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
2016-03-02 20:14:02 +01:00
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
* under the License.
|
2016-03-02 20:14:02 +01:00
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/* The i.MX6 has 256 KB of OCRAM beginning at virtual address 0x0090:0000
|
|
|
|
* This memory configuration, however, loads into the 1GB DDR3 on board
|
2016-03-17 20:00:53 +01:00
|
|
|
* the Sabre 6Quad K which lies at 0x1000:0000. Code is positioned at
|
|
|
|
* 0x10800000 which the standard load address of Linux when used with uBoot.
|
2016-03-02 20:14:02 +01:00
|
|
|
*
|
|
|
|
* Vectors in low memory are assumed and 16KB of OCRAM is reserved at the
|
|
|
|
* high end of OCRAM for the page table.
|
|
|
|
*/
|
|
|
|
|
|
|
|
MEMORY
|
|
|
|
{
|
2019-09-15 23:27:58 +02:00
|
|
|
oscram (W!RX) : ORIGIN = 0x00900000, LENGTH = 256K - 16K
|
|
|
|
ddr3 (W!RX) : ORIGIN = 0x10800000, LENGTH = 1024M - 8M
|
2016-03-02 20:14:02 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
ENTRY(entry)
|
|
|
|
ENTRY(_stext)
|
|
|
|
|
|
|
|
SECTIONS
|
|
|
|
{
|
2019-09-15 23:27:58 +02:00
|
|
|
.text :
|
|
|
|
{
|
|
|
|
_stext = ABSOLUTE(.);
|
|
|
|
*(.vectors)
|
|
|
|
*(.text .text.*)
|
|
|
|
*(.fixup)
|
|
|
|
*(.gnu.warning)
|
|
|
|
*(.rodata .rodata.*)
|
|
|
|
*(.gnu.linkonce.t.*)
|
|
|
|
*(.glue_7)
|
|
|
|
*(.glue_7t)
|
|
|
|
*(.got)
|
|
|
|
*(.gcc_except_table)
|
|
|
|
*(.gnu.linkonce.r.*)
|
|
|
|
*(.ARM.extab*)
|
|
|
|
*(.gnu.linkonce.armextab.*)
|
|
|
|
_etext = ABSOLUTE(.);
|
|
|
|
} > ddr3
|
2016-03-02 20:14:02 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.init_section :
|
|
|
|
{
|
|
|
|
_sinit = ABSOLUTE(.);
|
2022-05-02 07:11:20 +02:00
|
|
|
KEEP(*(.init_array .init_array.*))
|
2019-09-15 23:27:58 +02:00
|
|
|
_einit = ABSOLUTE(.);
|
|
|
|
} > ddr3
|
2016-03-02 20:14:02 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.ARM.extab :
|
|
|
|
{
|
|
|
|
*(.ARM.extab*)
|
|
|
|
} > ddr3
|
2016-03-02 20:14:02 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
/* .ARM.exidx is sorted, so has to go in its own output section. */
|
2016-03-02 20:14:02 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
PROVIDE_HIDDEN (__exidx_start = .);
|
|
|
|
.ARM.exidx :
|
|
|
|
{
|
|
|
|
*(.ARM.exidx* .gnu.linkonce.armexidx.*)
|
|
|
|
} > ddr3
|
|
|
|
PROVIDE_HIDDEN (__exidx_end = .);
|
2016-03-02 20:14:02 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
/* Uninitialized data */
|
2016-05-13 16:05:21 +02:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.data :
|
|
|
|
{
|
|
|
|
_sdata = ABSOLUTE(.);
|
|
|
|
*(.data .data.*)
|
|
|
|
*(.gnu.linkonce.d.*)
|
|
|
|
CONSTRUCTORS
|
2019-09-16 01:22:16 +02:00
|
|
|
. = ALIGN(4);
|
2019-09-15 23:27:58 +02:00
|
|
|
_edata = ABSOLUTE(.);
|
|
|
|
} > ddr3
|
2016-03-02 20:14:02 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.bss :
|
|
|
|
{
|
|
|
|
_sbss = ABSOLUTE(.);
|
|
|
|
*(.bss .bss.*)
|
|
|
|
*(.gnu.linkonce.b.*)
|
|
|
|
*(COMMON)
|
2019-09-16 02:06:36 +02:00
|
|
|
. = ALIGN(4);
|
2019-09-15 23:27:58 +02:00
|
|
|
_ebss = ABSOLUTE(.);
|
|
|
|
} > ddr3
|
2016-03-02 20:14:02 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.noinit :
|
|
|
|
{
|
|
|
|
_snoinit = ABSOLUTE(.);
|
|
|
|
*(.noinit*)
|
|
|
|
_enoinit = ABSOLUTE(.);
|
|
|
|
} > ddr3
|
2016-05-13 16:05:21 +02:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
/* Stabs debugging sections. */
|
2016-12-13 23:59:50 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.stab 0 : { *(.stab) }
|
|
|
|
.stabstr 0 : { *(.stabstr) }
|
|
|
|
.stab.excl 0 : { *(.stab.excl) }
|
|
|
|
.stab.exclstr 0 : { *(.stab.exclstr) }
|
|
|
|
.stab.index 0 : { *(.stab.index) }
|
|
|
|
.stab.indexstr 0 : { *(.stab.indexstr) }
|
|
|
|
.comment 0 : { *(.comment) }
|
|
|
|
.debug_abbrev 0 : { *(.debug_abbrev) }
|
|
|
|
.debug_info 0 : { *(.debug_info) }
|
|
|
|
.debug_line 0 : { *(.debug_line) }
|
|
|
|
.debug_pubnames 0 : { *(.debug_pubnames) }
|
|
|
|
.debug_aranges 0 : { *(.debug_aranges) }
|
2016-03-02 20:14:02 +01:00
|
|
|
}
|