2019-03-03 15:30:14 +01:00
|
|
|
#
|
|
|
|
|
# This file is autogenerated: PLEASE DO NOT EDIT IT.
|
|
|
|
|
#
|
|
|
|
|
# You can use "make menuconfig" to make any modifications to the installed .config file.
|
|
|
|
|
# You can then do "make savedefconfig" to generate a new defconfig file that includes your
|
|
|
|
|
# modifications.
|
|
|
|
|
#
|
2016-10-06 11:13:10 +02:00
|
|
|
# CONFIG_ARCH_FPU is not set
|
2018-06-20 20:30:37 +02:00
|
|
|
CONFIG_ARCH="arm"
|
2016-10-06 11:13:10 +02:00
|
|
|
CONFIG_ARCH_BOARD="olimex-stm32-e407"
|
2018-06-20 20:30:37 +02:00
|
|
|
CONFIG_ARCH_BOARD_OLIMEX_STM32E407=y
|
2016-10-06 11:13:10 +02:00
|
|
|
CONFIG_ARCH_BUTTONS=y
|
2019-08-07 22:49:39 +02:00
|
|
|
CONFIG_ARCH_CHIP="stm32"
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_ARCH_CHIP_STM32=y
|
|
|
|
|
CONFIG_ARCH_CHIP_STM32F407ZG=y
|
|
|
|
|
CONFIG_ARCH_STACKDUMP=y
|
2022-09-15 12:17:26 +02:00
|
|
|
CONFIG_ARM_TOOLCHAIN_BUILDROOT=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_BOARD_LOOPSPERMSEC=16717
|
|
|
|
|
CONFIG_BUILTIN=y
|
|
|
|
|
CONFIG_DEBUG_FULLOPT=y
|
|
|
|
|
CONFIG_DEBUG_SYMBOLS=y
|
2016-10-06 11:13:10 +02:00
|
|
|
CONFIG_ETH0_PHY_LAN8720=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_EXAMPLES_WEBSERVER=y
|
2018-06-20 20:30:37 +02:00
|
|
|
CONFIG_EXAMPLES_WEBSERVER_DRIPADDR=0xc0a80101
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_HAVE_CXX=y
|
|
|
|
|
CONFIG_HAVE_CXXINITIALIZE=y
|
2021-12-23 04:56:43 +01:00
|
|
|
CONFIG_INIT_ENTRYPOINT="webserver_main"
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_INTELHEX_BINARY=y
|
|
|
|
|
CONFIG_MM_REGIONS=2
|
2018-06-20 20:30:37 +02:00
|
|
|
CONFIG_NET=y
|
|
|
|
|
CONFIG_NETDB_DNSCLIENT=y
|
|
|
|
|
CONFIG_NETUTILS_DHCPC=y
|
|
|
|
|
CONFIG_NETUTILS_DISCOVER=y
|
|
|
|
|
CONFIG_NETUTILS_WEBSERVER=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_NET_ARP_IPIN=y
|
|
|
|
|
CONFIG_NET_BROADCAST=y
|
2018-06-20 20:30:37 +02:00
|
|
|
CONFIG_NET_ICMP_SOCKET=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_NET_MAX_LISTENPORTS=40
|
|
|
|
|
CONFIG_NET_STATISTICS=y
|
|
|
|
|
CONFIG_NET_TCP=y
|
2016-10-06 11:13:10 +02:00
|
|
|
CONFIG_NET_TCPBACKLOG=y
|
2022-11-04 11:38:07 +01:00
|
|
|
CONFIG_NET_TCP_PREALLOC_CONNS=40
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_NET_UDP=y
|
2018-06-20 20:30:37 +02:00
|
|
|
CONFIG_NET_UDP_CHECKSUMS=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_PREALLOC_TIMERS=4
|
|
|
|
|
CONFIG_RAM_SIZE=114688
|
|
|
|
|
CONFIG_RAM_START=0x20000000
|
|
|
|
|
CONFIG_RAW_BINARY=y
|
|
|
|
|
CONFIG_RR_INTERVAL=200
|
|
|
|
|
CONFIG_SCHED_HPWORK=y
|
|
|
|
|
CONFIG_SCHED_WAITPID=y
|
|
|
|
|
CONFIG_SPI=y
|
|
|
|
|
CONFIG_START_DAY=6
|
|
|
|
|
CONFIG_START_MONTH=12
|
|
|
|
|
CONFIG_START_YEAR=2011
|
|
|
|
|
CONFIG_STM32_DISABLE_IDLE_SLEEP_DURING_DEBUG=y
|
|
|
|
|
CONFIG_STM32_ETHMAC=y
|
|
|
|
|
CONFIG_STM32_JTAG_FULL_ENABLE=y
|
|
|
|
|
CONFIG_STM32_PHYADDR=0
|
2018-06-20 20:30:37 +02:00
|
|
|
CONFIG_STM32_PHYSR=31
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_STM32_PHYSR_100FD=0x0018
|
|
|
|
|
CONFIG_STM32_PHYSR_100HD=0x0008
|
|
|
|
|
CONFIG_STM32_PHYSR_10FD=0x0014
|
|
|
|
|
CONFIG_STM32_PHYSR_10HD=0x0004
|
|
|
|
|
CONFIG_STM32_PHYSR_ALTCONFIG=y
|
|
|
|
|
CONFIG_STM32_PHYSR_ALTMODE=0x001c
|
|
|
|
|
CONFIG_STM32_PWR=y
|
|
|
|
|
CONFIG_STM32_RMII_EXTCLK=y
|
|
|
|
|
CONFIG_STM32_USART2=y
|
2017-10-23 16:45:12 +02:00
|
|
|
CONFIG_SYSTEM_PING=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_USART2_RXBUFSIZE=128
|
|
|
|
|
CONFIG_USART2_SERIAL_CONSOLE=y
|
|
|
|
|
CONFIG_USART2_TXBUFSIZE=128
|
