2011-03-26 02:04:10 +01:00
|
|
|
/************************************************************************************
|
|
|
|
* arm/arm/src/stm32/stm32_tim.c
|
|
|
|
*
|
|
|
|
* Copyright (C) 2011 Uros Platise. All rights reserved.
|
|
|
|
* Author: Uros Platise <uros.platise@isotel.eu>
|
|
|
|
*
|
2011-12-16 20:29:41 +01:00
|
|
|
* With modifications and updates by:
|
|
|
|
*
|
2012-01-13 03:49:10 +01:00
|
|
|
* Copyright (C) 2011-2012 Gregory Nutt. All rights reserved.
|
2011-12-16 20:29:41 +01:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
|
|
*
|
2011-03-26 02:04:10 +01:00
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
2011-12-16 20:29:41 +01:00
|
|
|
/************************************************************************************
|
|
|
|
* Included Files
|
|
|
|
************************************************************************************/
|
2011-03-26 02:04:10 +01:00
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
#include <nuttx/arch.h>
|
|
|
|
#include <nuttx/irq.h>
|
|
|
|
|
|
|
|
#include <sys/types.h>
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include <semaphore.h>
|
|
|
|
#include <errno.h>
|
|
|
|
#include <debug.h>
|
|
|
|
|
|
|
|
#include <arch/board/board.h>
|
|
|
|
|
|
|
|
#include "chip.h"
|
|
|
|
#include "up_internal.h"
|
|
|
|
#include "up_arch.h"
|
|
|
|
|
2013-02-09 16:03:49 +01:00
|
|
|
#include "stm32.h"
|
2011-03-26 02:04:10 +01:00
|
|
|
#include "stm32_gpio.h"
|
|
|
|
#include "stm32_tim.h"
|
|
|
|
|
2011-12-16 20:29:41 +01:00
|
|
|
/************************************************************************************
|
|
|
|
* Private Types
|
|
|
|
************************************************************************************/
|
|
|
|
/* Configuration ********************************************************************/
|
|
|
|
/* Timer devices may be used for different purposes. Such special purposes include:
|
|
|
|
*
|
|
|
|
* - To generate modulated outputs for such things as motor control. If CONFIG_STM32_TIMn
|
|
|
|
* is defined then the CONFIG_STM32_TIMn_PWM may also be defined to indicate that
|
|
|
|
* the timer is intended to be used for pulsed output modulation.
|
|
|
|
*
|
2012-01-13 03:49:10 +01:00
|
|
|
* - To control periodic ADC input sampling. If CONFIG_STM32_TIMn is defined then
|
2011-12-16 20:29:41 +01:00
|
|
|
* CONFIG_STM32_TIMn_ADC may also be defined to indicate that timer "n" is intended
|
|
|
|
* to be used for that purpose.
|
|
|
|
*
|
2012-01-13 03:49:10 +01:00
|
|
|
* - To control periodic DAC outputs. If CONFIG_STM32_TIMn is defined then
|
2011-12-16 20:29:41 +01:00
|
|
|
* CONFIG_STM32_TIMn_DAC may also be defined to indicate that timer "n" is intended
|
|
|
|
* to be used for that purpose.
|
|
|
|
*
|
2012-02-14 18:48:25 +01:00
|
|
|
* - To use a Quadrature Encoder. If CONFIG_STM32_TIMn is defined then
|
|
|
|
* CONFIG_STM32_TIMn_QE may also be defined to indicate that timer "n" is intended
|
|
|
|
* to be used for that purpose.
|
|
|
|
*
|
2011-12-16 20:29:41 +01:00
|
|
|
* In any of these cases, the timer will not be used by this timer module.
|
|
|
|
*/
|
|
|
|
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM1_PWM) || defined (CONFIG_STM32_TIM1_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM1_DAC) || defined(CONFIG_STM32_TIM1_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM1
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM2_PWM) || defined (CONFIG_STM32_TIM2_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM2_DAC) || defined(CONFIG_STM32_TIM2_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM2
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM3_PWM) || defined (CONFIG_STM32_TIM3_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM3_DAC) || defined(CONFIG_STM32_TIM3_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM3
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM4_PWM) || defined (CONFIG_STM32_TIM4_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM4_DAC) || defined(CONFIG_STM32_TIM4_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM4
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM5_PWM) || defined (CONFIG_STM32_TIM5_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM5_DAC) || defined(CONFIG_STM32_TIM5_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM5
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM6_PWM) || defined (CONFIG_STM32_TIM6_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM6_DAC) || defined(CONFIG_STM32_TIM6_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM6
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM7_PWM) || defined (CONFIG_STM32_TIM7_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM7_DAC) || defined(CONFIG_STM32_TIM7_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM7
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM8_PWM) || defined (CONFIG_STM32_TIM8_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM8_DAC) || defined(CONFIG_STM32_TIM8_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM8
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM9_PWM) || defined (CONFIG_STM32_TIM9_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM9_DAC) || defined(CONFIG_STM32_TIM9_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM9
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM10_PWM) || defined (CONFIG_STM32_TIM10_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM10_DAC) || defined(CONFIG_STM32_TIM10_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM10
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM11_PWM) || defined (CONFIG_STM32_TIM11_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM11_DAC) || defined(CONFIG_STM32_TIM11_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM11
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM12_PWM) || defined (CONFIG_STM32_TIM12_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM12_DAC) || defined(CONFIG_STM32_TIM12_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM12
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM13_PWM) || defined (CONFIG_STM32_TIM13_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM13_DAC) || defined(CONFIG_STM32_TIM13_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM13
|
|
|
|
#endif
|
2012-02-14 18:48:25 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM14_PWM) || defined (CONFIG_STM32_TIM14_ADC) || \
|
|
|
|
defined(CONFIG_STM32_TIM14_DAC) || defined(CONFIG_STM32_TIM14_QE)
|
2011-12-16 20:29:41 +01:00
|
|
|
# undef CONFIG_STM32_TIM14
|
|
|
|
#endif
|
|
|
|
|
2015-10-31 15:33:32 +01:00
|
|
|
#if defined(CONFIG_STM32_TIM1)
|
|
|
|
# if defined(GPIO_TIM1_CH1OUT) ||defined(GPIO_TIM1_CH2OUT)||\
|
|
|
|
defined(GPIO_TIM1_CH3OUT) ||defined(GPIO_TIM1_CH4OUT)
|
2015-10-31 15:59:20 +01:00
|
|
|
# define HAVE_TIM1_GPIOCONFIG 1
|
2015-10-31 15:33:32 +01:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_STM32_TIM2)
|
|
|
|
# if defined(GPIO_TIM2_CH1OUT) ||defined(GPIO_TIM2_CH2OUT)||\
|
|
|
|
defined(GPIO_TIM2_CH3OUT) ||defined(GPIO_TIM2_CH4OUT)
|
2015-10-31 15:59:20 +01:00
|
|
|
# define HAVE_TIM2_GPIOCONFIG 1
|
2015-10-31 15:33:32 +01:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_STM32_TIM3)
|
|
|
|
# if defined(GPIO_TIM3_CH1OUT) ||defined(GPIO_TIM3_CH2OUT)||\
|
|
|
|
defined(GPIO_TIM3_CH3OUT) ||defined(GPIO_TIM3_CH4OUT)
|
2015-10-31 15:59:20 +01:00
|
|
|
# define HAVE_TIM3_GPIOCONFIG 1
|
2015-10-31 15:33:32 +01:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_STM32_TIM4)
|
|
|
|
# if defined(GPIO_TIM4_CH1OUT) ||defined(GPIO_TIM4_CH2OUT)||\
|
|
|
|
defined(GPIO_TIM4_CH3OUT) ||defined(GPIO_TIM4_CH4OUT)
|
2015-10-31 15:59:20 +01:00
|
|
|
# define HAVE_TIM4_GPIOCONFIG 1
|
2015-10-31 15:33:32 +01:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_STM32_TIM5)
|
|
|
|
# if defined(GPIO_TIM5_CH1OUT) ||defined(GPIO_TIM5_CH2OUT)||\
|
|
|
|
defined(GPIO_TIM5_CH3OUT) ||defined(GPIO_TIM5_CH4OUT)
|
2015-10-31 15:59:20 +01:00
|
|
|
# define HAVE_TIM5_GPIOCONFIG 1
|
2015-10-31 15:33:32 +01:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_STM32_TIM8)
|
|
|
|
# if defined(GPIO_TIM8_CH1OUT) ||defined(GPIO_TIM8_CH2OUT)||\
|
|
|
|
defined(GPIO_TIM8_CH3OUT) ||defined(GPIO_TIM8_CH4OUT)
|
2015-10-31 15:59:20 +01:00
|
|
|
# define HAVE_TIM8_GPIOCONFIG 1
|
2015-10-31 15:33:32 +01:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
2011-12-16 20:29:41 +01:00
|
|
|
/* This module then only compiles if there are enabled timers that are not intended for
|
|
|
|
* some other purpose.
|
|
|
|
*/
|
|
|
|
|
2011-03-28 17:01:43 +02:00
|
|
|
#if defined(CONFIG_STM32_TIM1) || defined(CONFIG_STM32_TIM2) || defined(CONFIG_STM32_TIM3) || \
|
|
|
|
defined(CONFIG_STM32_TIM4) || defined(CONFIG_STM32_TIM5) || defined(CONFIG_STM32_TIM6) || \
|
|
|
|
defined(CONFIG_STM32_TIM7) || defined(CONFIG_STM32_TIM8)
|
2011-03-26 02:04:10 +01:00
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Private Types
|
|
|
|
************************************************************************************/
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
/* TIM Device Structure */
|
|
|
|
|
|
|
|
struct stm32_tim_priv_s
|
|
|
|
{
|
|
|
|
struct stm32_tim_ops_s *ops;
|
|
|
|
stm32_tim_mode_t mode;
|
|
|
|
uint32_t base; /* TIMn base address */
|
2011-03-26 02:04:10 +01:00
|
|
|
};
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Private Functions
|
|
|
|
************************************************************************************/
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
/* Get a 16-bit register value by offset */
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static inline uint16_t stm32_getreg16(FAR struct stm32_tim_dev_s *dev,
|
|
|
|
uint8_t offset)
|
2012-01-13 03:49:10 +01:00
|
|
|
{
|
|
|
|
return getreg16(((struct stm32_tim_priv_s *)dev)->base + offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Put a 16-bit register value by offset */
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static inline void stm32_putreg16(FAR struct stm32_tim_dev_s *dev, uint8_t offset,
|
|
|
|
uint16_t value)
|
2011-03-26 02:04:10 +01:00
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
putreg16(value, ((struct stm32_tim_priv_s *)dev)->base + offset);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
/* Modify a 16-bit register value by offset */
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static inline void stm32_modifyreg16(FAR struct stm32_tim_dev_s *dev,
|
|
|
|
uint8_t offset, uint16_t clearbits,
|
|
|
|
uint16_t setbits)
|
2011-03-26 02:04:10 +01:00
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
modifyreg16(((struct stm32_tim_priv_s *)dev)->base + offset, clearbits, setbits);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
/* Get a 32-bit register value by offset. This applies only for the STM32 F4
|
|
|
|
* 32-bit registers (CNT, ARR, CRR1-4) in the 32-bit timers TIM2-5.
|
|
|
|
*/
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static inline uint32_t stm32_getreg32(FAR struct stm32_tim_dev_s *dev,
|
|
|
|
uint8_t offset)
|
2011-03-26 02:04:10 +01:00
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
return getreg32(((struct stm32_tim_priv_s *)dev)->base + offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Put a 32-bit register value by offset. This applies only for the STM32 F4
|
|
|
|
* 32-bit registers (CNT, ARR, CRR1-4) in the 32-bit timers TIM2-5.
|
|
|
|
*/
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static inline void stm32_putreg32(FAR struct stm32_tim_dev_s *dev, uint8_t offset,
|
|
|
|
uint32_t value)
|
2012-01-13 03:49:10 +01:00
|
|
|
{
|
|
|
|
putreg32(value, ((struct stm32_tim_priv_s *)dev)->base + offset);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static void stm32_tim_reload_counter(FAR struct stm32_tim_dev_s *dev)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
uint16_t val = stm32_getreg16(dev, STM32_BTIM_EGR_OFFSET);
|
|
|
|
val |= ATIM_EGR_UG;
|
|
|
|
stm32_putreg16(dev, STM32_BTIM_EGR_OFFSET, val);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static void stm32_tim_enable(FAR struct stm32_tim_dev_s *dev)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
uint16_t val = stm32_getreg16(dev, STM32_BTIM_CR1_OFFSET);
|
|
|
|
val |= ATIM_CR1_CEN;
|
|
|
|
stm32_tim_reload_counter(dev);
|
|
|
|
stm32_putreg16(dev, STM32_BTIM_CR1_OFFSET, val);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static void stm32_tim_disable(FAR struct stm32_tim_dev_s *dev)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
uint16_t val = stm32_getreg16(dev, STM32_BTIM_CR1_OFFSET);
|
|
|
|
val &= ~ATIM_CR1_CEN;
|
|
|
|
stm32_putreg16(dev, STM32_BTIM_CR1_OFFSET, val);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
/* Reset timer into system default state, but do not affect output/input pins */
|
2013-12-22 20:23:57 +01:00
|
|
|
|
2011-03-26 02:04:10 +01:00
|
|
|
static void stm32_tim_reset(FAR struct stm32_tim_dev_s *dev)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
((struct stm32_tim_priv_s *)dev)->mode = STM32_TIM_MODE_DISABLED;
|
|
|
|
stm32_tim_disable(dev);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2015-10-31 15:59:20 +01:00
|
|
|
#if defined(HAVE_TIM1_GPIOCONFIG)||defined(HAVE_TIM2_GPIOCONFIG)||\
|
|
|
|
defined(HAVE_TIM3_GPIOCONFIG)||defined(HAVE_TIM4_GPIOCONFIG)||\
|
|
|
|
defined(HAVE_TIM5_GPIOCONFIG)||defined(HAVE_TIM8_GPIOCONFIG)
|
2011-03-27 17:03:49 +02:00
|
|
|
static void stm32_tim_gpioconfig(uint32_t cfg, stm32_tim_channel_t mode)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
/* TODO: Add support for input capture and bipolar dual outputs for TIM8 */
|
2011-03-27 17:03:49 +02:00
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
if (mode & STM32_TIM_CH_MODE_MASK)
|
|
|
|
{
|
|
|
|
stm32_configgpio(cfg);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
stm32_unconfiggpio(cfg);
|
2011-03-27 17:03:49 +02:00
|
|
|
}
|
|
|
|
}
|
2015-10-31 15:33:32 +01:00
|
|
|
#endif
|
2011-03-27 17:03:49 +02:00
|
|
|
|
2011-03-26 02:04:10 +01:00
|
|
|
/************************************************************************************
|
|
|
|
* Basic Functions
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
static int stm32_tim_setclock(FAR struct stm32_tim_dev_s *dev, uint32_t freq)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
int prescaler;
|
|
|
|
|
|
|
|
ASSERT(dev);
|
|
|
|
|
|
|
|
/* Disable Timer? */
|
|
|
|
|
|
|
|
if (freq == 0)
|
|
|
|
{
|
|
|
|
stm32_tim_disable(dev);
|
|
|
|
return 0;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
|
2016-06-03 17:41:17 +02:00
|
|
|
#if STM32_NATIM > 0
|
|
|
|
if (((struct stm32_tim_priv_s *)dev)->base == STM32_TIM1_BASE ||
|
|
|
|
((struct stm32_tim_priv_s *)dev)->base == STM32_TIM8_BASE)
|
|
|
|
{
|
|
|
|
prescaler = STM32_TIM18_FREQUENCY / freq;
|
|
|
|
}
|
|
|
|
else
|
2016-06-03 16:45:22 +02:00
|
|
|
#endif
|
2016-06-03 17:41:17 +02:00
|
|
|
{
|
|
|
|
prescaler = STM32_TIM27_FREQUENCY / freq;
|
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
|
|
|
|
/* We need to decrement value for '1', but only, if we are allowed to
|
|
|
|
* not to cause underflow. Check for overflow.
|
|
|
|
*/
|
|
|
|
|
|
|
|
if (prescaler > 0)
|
|
|
|
{
|
|
|
|
prescaler--;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (prescaler > 0xffff)
|
|
|
|
{
|
|
|
|
prescaler = 0xffff;
|
|
|
|
}
|
|
|
|
|
|
|
|
stm32_putreg16(dev, STM32_BTIM_PSC_OFFSET, prescaler);
|
|
|
|
stm32_tim_enable(dev);
|
|
|
|
|
|
|
|
return prescaler;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static void stm32_tim_setperiod(FAR struct stm32_tim_dev_s *dev,
|
|
|
|
uint32_t period)
|
2011-03-26 02:04:10 +01:00
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
ASSERT(dev);
|
|
|
|
stm32_putreg32(dev, STM32_BTIM_ARR_OFFSET, period);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static int stm32_tim_setisr(FAR struct stm32_tim_dev_s *dev,
|
|
|
|
int (*handler)(int irq, void *context),
|
|
|
|
int source)
|
2011-03-26 02:04:10 +01:00
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
int vectorno;
|
|
|
|
|
|
|
|
ASSERT(dev);
|
2013-12-22 20:23:57 +01:00
|
|
|
ASSERT(source == 0);
|
2011-03-26 02:04:10 +01:00
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
switch (((struct stm32_tim_priv_s *)dev)->base)
|
|
|
|
{
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM2
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM2_BASE:
|
|
|
|
vectorno = STM32_IRQ_TIM2;
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM3
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM3_BASE:
|
|
|
|
vectorno = STM32_IRQ_TIM3;
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM4
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM4_BASE:
|
|
|
|
vectorno = STM32_IRQ_TIM4;
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM5
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM5_BASE:
|
|
|
|
vectorno = STM32_IRQ_TIM5;
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 0
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM6
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM6_BASE:
|
|
|
|
vectorno = STM32_IRQ_TIM6;
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 1
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM7
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM7_BASE:
|
|
|
|
vectorno = STM32_IRQ_TIM7;
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
#endif
|
2011-03-26 02:04:10 +01:00
|
|
|
#if STM32_NATIM > 0
|
2012-01-13 03:49:10 +01:00
|
|
|
/* TODO: add support for multiple sources and callbacks */
|
2013-12-22 20:23:57 +01:00
|
|
|
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM1
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM1_BASE:
|
|
|
|
vectorno = STM32_IRQ_TIM1UP;
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM8
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM8_BASE:
|
|
|
|
vectorno = STM32_IRQ_TIM8UP;
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2011-03-26 02:04:10 +01:00
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
default:
|
|
|
|
return ERROR;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
|
|
|
|
/* Disable interrupt when callback is removed */
|
|
|
|
|
|
|
|
if (!handler)
|
|
|
|
{
|
|
|
|
up_disable_irq(vectorno);
|
|
|
|
irq_detach(vectorno);
|
|
|
|
return OK;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
/* Otherwise set callback and enable interrupt */
|
|
|
|
|
|
|
|
irq_attach(vectorno, handler);
|
|
|
|
up_enable_irq(vectorno);
|
2014-04-28 15:07:47 +02:00
|
|
|
|
|
|
|
#ifdef CONFIG_ARCH_IRQPRIO
|
|
|
|
/* Set the interrupt priority */
|
|
|
|
|
|
|
|
up_prioritize_irq(vectorno, NVIC_SYSH_PRIORITY_DEFAULT);
|
|
|
|
#endif
|
2014-05-21 01:48:39 +02:00
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
return OK;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static void stm32_tim_enableint(FAR struct stm32_tim_dev_s *dev, int source)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
ASSERT(dev);
|
|
|
|
stm32_modifyreg16(dev, STM32_BTIM_DIER_OFFSET, 0, ATIM_DIER_UIE);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static void stm32_tim_disableint(FAR struct stm32_tim_dev_s *dev, int source)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
ASSERT(dev);
|
|
|
|
stm32_modifyreg16(dev, STM32_BTIM_DIER_OFFSET, ATIM_DIER_UIE, 0);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static void stm32_tim_ackint(FAR struct stm32_tim_dev_s *dev, int source)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
stm32_putreg16(dev, STM32_BTIM_SR_OFFSET, ~ATIM_SR_UIF);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* General Functions
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
static int stm32_tim_setmode(FAR struct stm32_tim_dev_s *dev, stm32_tim_mode_t mode)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
uint16_t val = ATIM_CR1_CEN | ATIM_CR1_ARPE;
|
|
|
|
|
|
|
|
ASSERT(dev);
|
|
|
|
|
|
|
|
/* This function is not supported on basic timers. To enable or
|
|
|
|
* disable it, simply set its clock to valid frequency or zero.
|
|
|
|
*/
|
|
|
|
|
2011-03-26 02:04:10 +01:00
|
|
|
#if STM32_NBTIM > 0
|
2012-01-13 03:49:10 +01:00
|
|
|
if (((struct stm32_tim_priv_s *)dev)->base == STM32_TIM6_BASE
|
2011-03-26 02:04:10 +01:00
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 1
|
2012-01-13 03:49:10 +01:00
|
|
|
|| ((struct stm32_tim_priv_s *)dev)->base == STM32_TIM7_BASE
|
2011-03-26 02:04:10 +01:00
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 0
|
2012-01-13 03:49:10 +01:00
|
|
|
)
|
|
|
|
{
|
|
|
|
return ERROR;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Decode operational modes */
|
|
|
|
|
|
|
|
switch (mode & STM32_TIM_MODE_MASK)
|
|
|
|
{
|
|
|
|
case STM32_TIM_MODE_DISABLED:
|
|
|
|
val = 0;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case STM32_TIM_MODE_DOWN:
|
|
|
|
val |= ATIM_CR1_DIR;
|
|
|
|
|
|
|
|
case STM32_TIM_MODE_UP:
|
|
|
|
break;
|
|
|
|
|
|
|
|
case STM32_TIM_MODE_UPDOWN:
|
|
|
|
val |= ATIM_CR1_CENTER1;
|
|
|
|
// Our default: Interrupts are generated on compare, when counting down
|
|
|
|
break;
|
|
|
|
|
|
|
|
case STM32_TIM_MODE_PULSE:
|
|
|
|
val |= ATIM_CR1_OPM;
|
|
|
|
break;
|
|
|
|
|
2016-05-12 01:42:59 +02:00
|
|
|
default:
|
|
|
|
return ERROR;
|
2012-01-13 03:49:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
stm32_tim_reload_counter(dev);
|
|
|
|
stm32_putreg16(dev, STM32_BTIM_CR1_OFFSET, val);
|
|
|
|
|
2011-03-26 02:04:10 +01:00
|
|
|
#if STM32_NATIM > 0
|
2012-01-13 03:49:10 +01:00
|
|
|
/* Advanced registers require Main Output Enable */
|
|
|
|
|
2011-03-26 02:04:10 +01:00
|
|
|
if (((struct stm32_tim_priv_s *)dev)->base == STM32_TIM1_BASE ||
|
2012-01-13 03:49:10 +01:00
|
|
|
((struct stm32_tim_priv_s *)dev)->base == STM32_TIM8_BASE)
|
|
|
|
{
|
|
|
|
stm32_modifyreg16(dev, STM32_ATIM_BDTR_OFFSET, 0, ATIM_BDTR_MOE);
|
|
|
|
}
|
2011-03-26 02:04:10 +01:00
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
|
|
|
|
return OK;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static int stm32_tim_setchannel(FAR struct stm32_tim_dev_s *dev, uint8_t channel,
|
|
|
|
stm32_tim_channel_t mode)
|
2011-03-26 02:04:10 +01:00
|
|
|
{
|
2014-02-18 20:50:46 +01:00
|
|
|
uint16_t ccmr_orig = 0;
|
|
|
|
uint16_t ccmr_val = 0;
|
|
|
|
uint16_t ccmr_mask = 0xff;
|
|
|
|
uint16_t ccer_val = stm32_getreg16(dev, STM32_GTIM_CCER_OFFSET);
|
2012-01-13 03:49:10 +01:00
|
|
|
uint8_t ccmr_offset = STM32_GTIM_CCMR1_OFFSET;
|
|
|
|
|
|
|
|
ASSERT(dev);
|
|
|
|
|
|
|
|
/* Further we use range as 0..3; if channel=0 it will also overflow here */
|
|
|
|
|
2016-05-12 01:42:59 +02:00
|
|
|
if (--channel > 4)
|
|
|
|
{
|
|
|
|
return ERROR;
|
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
|
|
|
|
/* Assume that channel is disabled and polarity is active high */
|
|
|
|
|
|
|
|
ccer_val &= ~(3 << (channel << 2));
|
|
|
|
|
|
|
|
/* This function is not supported on basic timers. To enable or
|
|
|
|
* disable it, simply set its clock to valid frequency or zero.
|
|
|
|
*/
|
|
|
|
|
2011-03-26 02:04:10 +01:00
|
|
|
#if STM32_NBTIM > 0
|
2012-01-13 03:49:10 +01:00
|
|
|
if (((struct stm32_tim_priv_s *)dev)->base == STM32_TIM6_BASE
|
2011-03-26 02:04:10 +01:00
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 1
|
2012-01-13 03:49:10 +01:00
|
|
|
|| ((struct stm32_tim_priv_s *)dev)->base == STM32_TIM7_BASE
|
2011-03-26 02:04:10 +01:00
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 0
|
2012-01-13 03:49:10 +01:00
|
|
|
)
|
|
|
|
{
|
|
|
|
return ERROR;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Decode configuration */
|
|
|
|
|
|
|
|
switch (mode & STM32_TIM_CH_MODE_MASK)
|
|
|
|
{
|
|
|
|
case STM32_TIM_CH_DISABLED:
|
|
|
|
break;
|
|
|
|
|
|
|
|
case STM32_TIM_CH_OUTPWM:
|
|
|
|
ccmr_val = (ATIM_CCMR_MODE_PWM1 << ATIM_CCMR1_OC1M_SHIFT) + ATIM_CCMR1_OC1PE;
|
|
|
|
ccer_val |= ATIM_CCER_CC1E << (channel << 2);
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
return ERROR;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
|
|
|
|
/* Set polarity */
|
|
|
|
|
|
|
|
if (mode & STM32_TIM_CH_POLARITY_NEG)
|
|
|
|
{
|
|
|
|
ccer_val |= ATIM_CCER_CC1P << (channel << 2);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Define its position (shift) and get register offset */
|
|
|
|
|
|
|
|
if (channel & 1)
|
|
|
|
{
|
2014-02-18 20:50:46 +01:00
|
|
|
ccmr_val <<= 8;
|
|
|
|
ccmr_mask <<= 8;
|
2012-01-13 03:49:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
if (channel > 1)
|
|
|
|
{
|
|
|
|
ccmr_offset = STM32_GTIM_CCMR2_OFFSET;
|
|
|
|
}
|
|
|
|
|
2014-02-18 20:50:46 +01:00
|
|
|
ccmr_orig = stm32_getreg16(dev, ccmr_offset);
|
|
|
|
ccmr_orig &= ~ccmr_mask;
|
|
|
|
ccmr_orig |= ccmr_val;
|
|
|
|
stm32_putreg16(dev, ccmr_offset, ccmr_orig);
|
2012-01-13 03:49:10 +01:00
|
|
|
stm32_putreg16(dev, STM32_GTIM_CCER_OFFSET, ccer_val);
|
|
|
|
|
|
|
|
/* set GPIO */
|
|
|
|
|
|
|
|
switch (((struct stm32_tim_priv_s *)dev)->base)
|
|
|
|
{
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM2
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM2_BASE:
|
|
|
|
switch (channel)
|
|
|
|
{
|
2012-01-08 01:44:41 +01:00
|
|
|
#if defined(GPIO_TIM2_CH1OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 0:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM2_CH1OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM2_CH2OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 1:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM2_CH2OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM2_CH3OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 2:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM2_CH3OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM2_CH4OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 3:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM2_CH4OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
default:
|
|
|
|
return ERROR;
|
|
|
|
}
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM3
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM3_BASE:
|
|
|
|
switch (channel)
|
|
|
|
{
|
2012-01-08 01:44:41 +01:00
|
|
|
#if defined(GPIO_TIM3_CH1OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 0:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM3_CH1OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM3_CH2OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 1:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM3_CH2OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM3_CH3OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 2:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM3_CH3OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM3_CH4OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 3:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM3_CH4OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
default:
|
|
|
|
return ERROR;
|
|
|
|
}
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM4
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM4_BASE:
|
|
|
|
switch (channel)
|
|
|
|
{
|
2012-01-08 01:44:41 +01:00
|
|
|
#if defined(GPIO_TIM4_CH1OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 0:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM4_CH1OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM4_CH2OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 1:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM4_CH2OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM4_CH3OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 2:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM4_CH3OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM4_CH4OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 3:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM4_CH4OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
2016-05-12 01:42:59 +02:00
|
|
|
default:
|
|
|
|
return ERROR;
|
2012-01-13 03:49:10 +01:00
|
|
|
}
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM5
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM5_BASE:
|
|
|
|
switch (channel)
|
|
|
|
{
|
2012-01-08 01:44:41 +01:00
|
|
|
#if defined(GPIO_TIM5_CH1OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 0:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM5_CH1OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM5_CH2OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 1:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM5_CH2OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM5_CH3OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 2:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM5_CH3OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM5_CH4OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 3:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM5_CH4OUT, mode);
|
|
|
|
break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
2016-05-12 01:42:59 +02:00
|
|
|
default:
|
|
|
|
return ERROR;
|
2012-01-13 03:49:10 +01:00
|
|
|
}
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2011-03-27 17:03:49 +02:00
|
|
|
|
2011-03-27 21:53:36 +02:00
|
|
|
#if STM32_NATIM > 0
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM1
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM1_BASE:
|
|
|
|
switch (channel)
|
|
|
|
{
|
2012-01-08 01:44:41 +01:00
|
|
|
#if defined(GPIO_TIM1_CH1OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 0:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM1_CH1OUT, mode); break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM1_CH2OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 1:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM1_CH2OUT, mode); break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM1_CH3OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 2:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM1_CH3OUT, mode); break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM1_CH4OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 3:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM1_CH4OUT, mode); break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
2016-05-12 01:42:59 +02:00
|
|
|
default:
|
|
|
|
return ERROR;
|
2012-01-13 03:49:10 +01:00
|
|
|
}
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM8
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM8_BASE:
|
|
|
|
switch (channel)
|
|
|
|
{
|
2012-01-08 01:44:41 +01:00
|
|
|
#if defined(GPIO_TIM8_CH1OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 0:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM8_CH1OUT, mode); break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM8_CH2OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 1:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM8_CH2OUT, mode); break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM8_CH3OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 2:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM8_CH3OUT, mode); break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
|
|
|
#if defined(GPIO_TIM8_CH4OUT)
|
2012-01-13 03:49:10 +01:00
|
|
|
case 3:
|
|
|
|
stm32_tim_gpioconfig(GPIO_TIM8_CH4OUT, mode); break;
|
2012-01-08 01:44:41 +01:00
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
default:
|
|
|
|
return ERROR;
|
|
|
|
}
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2011-03-27 21:53:36 +02:00
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
default:
|
|
|
|
return ERROR;
|
2011-03-27 17:03:49 +02:00
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
|
|
|
|
return OK;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2013-12-22 20:23:57 +01:00
|
|
|
static int stm32_tim_setcompare(FAR struct stm32_tim_dev_s *dev, uint8_t channel,
|
|
|
|
uint32_t compare)
|
2011-03-26 02:04:10 +01:00
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
ASSERT(dev);
|
|
|
|
|
|
|
|
switch (channel)
|
|
|
|
{
|
|
|
|
case 1:
|
|
|
|
stm32_putreg32(dev, STM32_GTIM_CCR1_OFFSET, compare);
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
stm32_putreg32(dev, STM32_GTIM_CCR2_OFFSET, compare);
|
|
|
|
break;
|
|
|
|
case 3:
|
|
|
|
stm32_putreg32(dev, STM32_GTIM_CCR3_OFFSET, compare);
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
stm32_putreg32(dev, STM32_GTIM_CCR4_OFFSET, compare);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return ERROR;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
return OK;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static int stm32_tim_getcapture(FAR struct stm32_tim_dev_s *dev, uint8_t channel)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
ASSERT(dev);
|
|
|
|
|
|
|
|
switch (channel)
|
|
|
|
{
|
|
|
|
case 1:
|
|
|
|
return stm32_getreg32(dev, STM32_GTIM_CCR1_OFFSET);
|
|
|
|
case 2:
|
|
|
|
return stm32_getreg32(dev, STM32_GTIM_CCR2_OFFSET);
|
|
|
|
case 3:
|
|
|
|
return stm32_getreg32(dev, STM32_GTIM_CCR3_OFFSET);
|
|
|
|
case 4:
|
|
|
|
return stm32_getreg32(dev, STM32_GTIM_CCR4_OFFSET);
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
2013-12-22 20:23:57 +01:00
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
return ERROR;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Advanced Functions
|
|
|
|
************************************************************************************/
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
/* TODO: Advanced functions for the STM32_ATIM */
|
2011-03-26 02:04:10 +01:00
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Device Structures, Instantiation
|
|
|
|
************************************************************************************/
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_ops_s stm32_tim_ops =
|
|
|
|
{
|
|
|
|
.setmode = &stm32_tim_setmode,
|
|
|
|
.setclock = &stm32_tim_setclock,
|
|
|
|
.setperiod = &stm32_tim_setperiod,
|
|
|
|
.setchannel = &stm32_tim_setchannel,
|
|
|
|
.setcompare = &stm32_tim_setcompare,
|
|
|
|
.getcapture = &stm32_tim_getcapture,
|
|
|
|
.setisr = &stm32_tim_setisr,
|
|
|
|
.enableint = &stm32_tim_enableint,
|
|
|
|
.disableint = &stm32_tim_disableint,
|
|
|
|
.ackint = &stm32_tim_ackint
|
2011-03-26 02:04:10 +01:00
|
|
|
};
|
|
|
|
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM2
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_priv_s stm32_tim2_priv =
|
|
|
|
{
|
|
|
|
.ops = &stm32_tim_ops,
|
|
|
|
.mode = STM32_TIM_MODE_UNUSED,
|
|
|
|
.base = STM32_TIM2_BASE,
|
2011-03-28 17:01:43 +02:00
|
|
|
};
|
|
|
|
#endif
|
2011-03-26 02:04:10 +01:00
|
|
|
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM3
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_priv_s stm32_tim3_priv =
|
|
|
|
{
|
|
|
|
.ops = &stm32_tim_ops,
|
|
|
|
.mode = STM32_TIM_MODE_UNUSED,
|
|
|
|
.base = STM32_TIM3_BASE,
|
2011-03-26 02:04:10 +01:00
|
|
|
};
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM4
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_priv_s stm32_tim4_priv =
|
|
|
|
{
|
|
|
|
.ops = &stm32_tim_ops,
|
|
|
|
.mode = STM32_TIM_MODE_UNUSED,
|
|
|
|
.base = STM32_TIM4_BASE,
|
2011-03-28 17:01:43 +02:00
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM5
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_priv_s stm32_tim5_priv =
|
|
|
|
{
|
|
|
|
.ops = &stm32_tim_ops,
|
|
|
|
.mode = STM32_TIM_MODE_UNUSED,
|
|
|
|
.base = STM32_TIM5_BASE,
|
2011-03-28 17:01:43 +02:00
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if STM32_NBTIM > 0
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM6
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_priv_s stm32_tim6_priv =
|
|
|
|
{
|
|
|
|
.ops = &stm32_tim_ops,
|
|
|
|
.mode = STM32_TIM_MODE_UNUSED,
|
|
|
|
.base = STM32_TIM6_BASE,
|
2011-03-28 17:01:43 +02:00
|
|
|
};
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if STM32_NBTIM > 1
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM7
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_priv_s stm32_tim7_priv =
|
|
|
|
{
|
|
|
|
.ops = &stm32_tim_ops,
|
|
|
|
.mode = STM32_TIM_MODE_UNUSED,
|
|
|
|
.base = STM32_TIM7_BASE,
|
2011-03-28 17:01:43 +02:00
|
|
|
};
|
|
|
|
#endif
|
|
|
|
#endif
|
2011-03-26 02:04:10 +01:00
|
|
|
|
|
|
|
#if STM32_NATIM > 0
|
|
|
|
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM1
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_priv_s stm32_tim1_priv =
|
|
|
|
{
|
|
|
|
.ops = &stm32_tim_ops,
|
|
|
|
.mode = STM32_TIM_MODE_UNUSED,
|
|
|
|
.base = STM32_TIM1_BASE,
|
2011-03-26 02:04:10 +01:00
|
|
|
};
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2011-03-26 02:04:10 +01:00
|
|
|
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM8
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_priv_s stm32_tim8_priv =
|
|
|
|
{
|
|
|
|
.ops = &stm32_tim_ops,
|
|
|
|
.mode = STM32_TIM_MODE_UNUSED,
|
|
|
|
.base = STM32_TIM8_BASE,
|
2011-03-26 02:04:10 +01:00
|
|
|
};
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2011-03-26 02:04:10 +01:00
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Function - Initialization
|
|
|
|
************************************************************************************/
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
FAR struct stm32_tim_dev_s *stm32_tim_init(int timer)
|
2011-03-26 02:04:10 +01:00
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
struct stm32_tim_dev_s *dev = NULL;
|
|
|
|
|
|
|
|
/* Get structure and enable power */
|
|
|
|
|
|
|
|
switch (timer)
|
|
|
|
{
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM2
|
2012-01-13 03:49:10 +01:00
|
|
|
case 2:
|
|
|
|
dev = (struct stm32_tim_dev_s *)&stm32_tim2_priv;
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, 0, RCC_APB1ENR_TIM2EN);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM3
|
2012-01-13 03:49:10 +01:00
|
|
|
case 3:
|
|
|
|
dev = (struct stm32_tim_dev_s *)&stm32_tim3_priv;
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, 0, RCC_APB1ENR_TIM3EN);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM4
|
2012-01-13 03:49:10 +01:00
|
|
|
case 4:
|
|
|
|
dev = (struct stm32_tim_dev_s *)&stm32_tim4_priv;
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, 0, RCC_APB1ENR_TIM4EN);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM5
|
2012-01-13 03:49:10 +01:00
|
|
|
case 5:
|
|
|
|
dev = (struct stm32_tim_dev_s *)&stm32_tim5_priv;
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, 0, RCC_APB1ENR_TIM5EN);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#if STM32_NBTIM > 0
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM6
|
2012-01-13 03:49:10 +01:00
|
|
|
case 6:
|
|
|
|
dev = (struct stm32_tim_dev_s *)&stm32_tim6_priv;
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, 0, RCC_APB1ENR_TIM6EN);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 1
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM7
|
2012-01-13 03:49:10 +01:00
|
|
|
case 7:
|
|
|
|
dev = (struct stm32_tim_dev_s *)&stm32_tim7_priv;
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, 0, RCC_APB1ENR_TIM7EN);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
2011-03-26 02:04:10 +01:00
|
|
|
#if STM32_NATIM > 0
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM1
|
2012-01-13 03:49:10 +01:00
|
|
|
case 1:
|
|
|
|
dev = (struct stm32_tim_dev_s *)&stm32_tim1_priv;
|
|
|
|
modifyreg32(STM32_RCC_APB2ENR, 0, RCC_APB2ENR_TIM1EN);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM8
|
2012-01-13 03:49:10 +01:00
|
|
|
case 8:
|
|
|
|
dev = (struct stm32_tim_dev_s *)&stm32_tim8_priv;
|
|
|
|
modifyreg32(STM32_RCC_APB2ENR, 0, RCC_APB2ENR_TIM8EN);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2011-03-26 02:04:10 +01:00
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
default:
|
2011-03-26 02:04:10 +01:00
|
|
|
return NULL;
|
2012-01-13 03:49:10 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Is device already allocated */
|
|
|
|
|
|
|
|
if (((struct stm32_tim_priv_s *)dev)->mode != STM32_TIM_MODE_UNUSED)
|
|
|
|
{
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
stm32_tim_reset(dev);
|
|
|
|
|
|
|
|
return dev;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
|
|
|
|
2012-01-13 03:49:10 +01:00
|
|
|
/* TODO: Detach interrupts, and close down all TIM Channels */
|
2011-03-26 02:04:10 +01:00
|
|
|
|
|
|
|
int stm32_tim_deinit(FAR struct stm32_tim_dev_s * dev)
|
|
|
|
{
|
2012-01-13 03:49:10 +01:00
|
|
|
ASSERT(dev);
|
|
|
|
|
|
|
|
/* Disable power */
|
|
|
|
|
|
|
|
switch (((struct stm32_tim_priv_s *)dev)->base)
|
|
|
|
{
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM2
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM2_BASE:
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, RCC_APB1ENR_TIM2EN, 0);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM3
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM3_BASE:
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, RCC_APB1ENR_TIM3EN, 0);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM4
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM4_BASE:
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, RCC_APB1ENR_TIM4EN, 0);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM5
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM5_BASE:
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, RCC_APB1ENR_TIM5EN, 0);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 0
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM6
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM6_BASE:
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, RCC_APB1ENR_TIM6EN, 0);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#if STM32_NBTIM > 1
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM7
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM7_BASE:
|
|
|
|
modifyreg32(STM32_RCC_APB1ENR, RCC_APB1ENR_TIM7EN, 0);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
|
2011-03-26 02:04:10 +01:00
|
|
|
#if STM32_NATIM > 0
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM1
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM1_BASE:
|
|
|
|
modifyreg32(STM32_RCC_APB2ENR, RCC_APB2ENR_TIM1EN, 0);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2015-09-01 15:52:32 +02:00
|
|
|
#ifdef CONFIG_STM32_TIM8
|
2012-01-13 03:49:10 +01:00
|
|
|
case STM32_TIM8_BASE:
|
|
|
|
modifyreg32(STM32_RCC_APB2ENR, RCC_APB2ENR_TIM8EN, 0);
|
|
|
|
break;
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif
|
2011-03-26 02:04:10 +01:00
|
|
|
#endif
|
2012-01-13 03:49:10 +01:00
|
|
|
default:
|
|
|
|
return ERROR;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
2012-01-13 03:49:10 +01:00
|
|
|
|
|
|
|
/* Mark it as free */
|
|
|
|
|
|
|
|
((struct stm32_tim_priv_s *)dev)->mode = STM32_TIM_MODE_UNUSED;
|
|
|
|
|
|
|
|
return OK;
|
2011-03-26 02:04:10 +01:00
|
|
|
}
|
2011-03-27 21:53:36 +02:00
|
|
|
|
2011-03-28 17:01:43 +02:00
|
|
|
#endif /* defined(CONFIG_STM32_TIM1 || ... || TIM8) */
|