2009-09-21 15:53:48 +02:00
|
|
|
/************************************************************************************
|
|
|
|
* arch/arm/src/stm32/chip.h
|
|
|
|
*
|
2011-02-27 16:42:07 +01:00
|
|
|
* Copyright (C) 2009, 2011 Gregory Nutt. All rights reserved.
|
2009-09-21 15:53:48 +02:00
|
|
|
* Author: Gregory Nutt <spudmonkey@racsa.co.cr>
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __ARCH_ARM_SRC_STM32_CHIP_H
|
|
|
|
#define __ARCH_ARM_SRC_STM32_CHIP_H
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Included Files
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
|
|
|
/************************************************************************************
|
2009-12-16 21:05:51 +01:00
|
|
|
* Pre-processor Definitions
|
2009-09-21 15:53:48 +02:00
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/* Get customizations for each supported chip (only the STM32F103Z right now) */
|
|
|
|
|
2011-02-27 16:42:07 +01:00
|
|
|
#if defined(CONFIG_ARCH_CHIP_STM32F103ZET6)
|
|
|
|
# undef CONFIG_STM32_LOWDENSITY /* STM32F101x, STM32F102x and STM32F103x w/ 16/32 Kbytes */
|
|
|
|
# undef CONFIG_STM32_MEDIUMDENSITY /* STM32F101x, STM32F102x and STM32F103x w/ 64/128 Kbytes */
|
2009-12-10 02:07:39 +01:00
|
|
|
# define CONFIG_STM32_HIGHDENSITY 1 /* STM32F101x and STM32F103x w/ 256/512 Kbytes */
|
2011-02-27 16:42:07 +01:00
|
|
|
# undef CONFIG_STM32_CONNECTIVITYLINE /* STM32F105x and STM32F107x */
|
2011-03-06 16:39:02 +01:00
|
|
|
# define STM32_NATIM 1 /* One advanced timer TIM1 */
|
2009-12-10 02:07:39 +01:00
|
|
|
# define STM32_NGTIM 4 /* General timers TIM2,3,4,5 */
|
|
|
|
# define STM32 NBTIM 0 /* No basic timers */
|
|
|
|
# define STM32_NDMA 2 /* DMA1-2 */
|
|
|
|
# define STM32_NSPI 2 /* SPI1-2 */
|
|
|
|
# define STM32_NUSART 3 /* USART1-3 */
|
|
|
|
# define STM32_NI2C 2 /* I2C1-2 */
|
|
|
|
# define STM32_NCAN 1 /* bxCAN1 */
|
|
|
|
# define STM32_NSDIO 1 /* SDIO */
|
|
|
|
# define STM32_NGPIO 112 /* GPIOA-G */
|
|
|
|
# define STM32_NADC 1 /* ADC1 */
|
|
|
|
# define STM32_NDAC 0 /* No DAC */
|
|
|
|
# define STM32_NCRC 0 /* No CRC */
|
|
|
|
# define STM32_NTHERNET 0 /* No ethernet */
|
2011-02-27 16:42:07 +01:00
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_CHIP_STM32F103RET6)
|
|
|
|
# undef CONFIG_STM32_LOWDENSITY /* STM32F101x, STM32F102x and STM32F103x w/ 16/32 Kbytes */
|
|
|
|
# undef CONFIG_STM32_MEDIUMDENSITY /* STM32F101x, STM32F102x and STM32F103x w/ 64/128 Kbytes */
|
|
|
|
# define CONFIG_STM32_HIGHDENSITY 1 /* STM32F101x and STM32F103x w/ 256/512 Kbytes */
|
|
|
|
# undef CONFIG_STM32_CONNECTIVITYLINE /* STM32F105x and STM32F107x */
|
2011-03-06 16:39:02 +01:00
|
|
|
# define STM32_NATIM 2 /* Two advanced timers TIM1 and TIM8 */
|
2011-02-27 16:42:07 +01:00
|
|
|
# define STM32_NGTIM 4 /* General timers TIM2,3,4,5 */
|
2011-03-26 02:04:10 +01:00
|
|
|
# define STM32_NBTIM 2 /* Two basic timers TIM6 and TIM7 */
|
2011-02-27 16:42:07 +01:00
|
|
|
# define STM32_NDMA 2 /* DMA1-2 */
|
2011-03-06 16:39:02 +01:00
|
|
|
# define STM32_NSPI 3 /* SPI1-3 */
|
|
|
|
# define STM32_NUSART 5 /* USART1-5 */
|
2011-02-27 16:42:07 +01:00
|
|
|
# define STM32_NI2C 2 /* I2C1-2 */
|
|
|
|
# define STM32_NCAN 1 /* bxCAN1 */
|
|
|
|
# define STM32_NSDIO 1 /* SDIO */
|
2011-03-06 16:39:02 +01:00
|
|
|
# define STM32_NGPIO 51 /* GPIOA-D */
|
|
|
|
# define STM32_NADC 2 /* ADC1-2 */
|
|
|
|
# define STM32_NDAC 2 /* DAC1-2 */
|
|
|
|
# define STM32_NCRC 1 /* CRC */
|
2011-02-27 16:42:07 +01:00
|
|
|
# define STM32_NTHERNET 0 /* No ethernet */
|
|
|
|
|
2009-12-10 02:07:39 +01:00
|
|
|
#elif defined(CONFIG_ARCH_CHIP_STM32F107VC)
|
2011-02-27 16:42:07 +01:00
|
|
|
# undef CONFIG_STM32_LOWDENSITY /* STM32F101x, STM32F102x and STM32F103x w/ 16/32 Kbytes */
|
|
|
|
# undef CONFIG_STM32_MEDIUMDENSITY /* STM32F101x, STM32F102x and STM32F103x w/ 64/128 Kbytes */
|
|
|
|
# undef CONFIG_STM32_HIGHDENSITY /* STM32F101x and STM32F103x w/ 256/512 Kbytes */
|
|
|
|
# define CONFIG_STM32_CONNECTIVITYLINE 1 /* STM32F105x and STM32F107x */
|
2009-12-10 02:07:39 +01:00
|
|
|
# define STM32_NATIM 1 /* One advanced timers TIM1 */
|
|
|
|
# define STM32_NGTIM 4 /* General timers TIM2,3,4,5 */
|
|
|
|
# define STM32 NBTIM 2 /* Two basic timers, TIM6-7 */
|
|
|
|
# define STM32_NDMA 2 /* DMA1-2 */
|
|
|
|
# define STM32_NSPI 3 /* SPI1-3 I2S1-2 */
|
|
|
|
# define STM32_NUSART 5 /* USART1-3, UART 4-5 */
|
|
|
|
# define STM32_NI2C 1 /* I2C1 */
|
|
|
|
# define STM32_NCAN 2 /* bxCAN1-2 */
|
|
|
|
# define STM32_NSDIO 0 /* No SDIO */
|
|
|
|
# define STM32_NGPIO 80 /* GPIOA-E */
|
|
|
|
# define STM32_NADC 2 /* ADC1-2*/
|
|
|
|
# define STM32_NDAC 2 /* DAC1-2 */
|
|
|
|
# define STM32_NCRC 1 /* CRC */
|
|
|
|
# define STM32_NTHERNET 1 /* 100/100 Ethernet MAC */
|
2011-02-27 16:42:07 +01:00
|
|
|
|
2009-09-21 15:53:48 +02:00
|
|
|
#else
|
2009-09-25 19:26:47 +02:00
|
|
|
# error "Unsupported STM32 chip"
|
2009-09-21 15:53:48 +02:00
|
|
|
#endif
|
|
|
|
|
2009-09-22 20:54:34 +02:00
|
|
|
/* Include only the memory map. Other chip hardware files should then include this
|
|
|
|
* file for the proper setup
|
|
|
|
*/
|
2009-09-21 15:53:48 +02:00
|
|
|
|
|
|
|
#include "stm32_memorymap.h"
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Types
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Data
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Functions
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#endif /* __ARCH_ARM_SRC_STM32_CHIP_H */
|