2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
|
|
|
|
* boards/arm/stm32/olimex-stm32-p207/include/board.h
|
2013-10-24 16:14:33 +02:00
|
|
|
*
|
2021-03-19 12:39:00 +01:00
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
|
* License. You may obtain a copy of the License at
|
2013-10-24 16:14:33 +02:00
|
|
|
*
|
2021-03-19 12:39:00 +01:00
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
2013-10-24 16:14:33 +02:00
|
|
|
*
|
2021-03-19 12:39:00 +01:00
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
|
* under the License.
|
2013-10-24 16:14:33 +02:00
|
|
|
*
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2013-10-24 16:14:33 +02:00
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
#ifndef __BOARDS_ARM_STM32_OLIMEX_STM32_P207_INCLUDE_BOARD_H
|
2020-01-31 19:07:39 +01:00
|
|
|
#define __BOARDS_ARM_STM32_OLIMEX_STM32_P207_INCLUDE_BOARD_H
|
2013-10-24 16:14:33 +02:00
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
2013-10-24 16:14:33 +02:00
|
|
|
* Included Files
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2013-10-24 16:14:33 +02:00
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
# include <stdint.h>
|
|
|
|
|
#endif
|
|
|
|
|
#include "stm32_rcc.h"
|
|
|
|
|
#include "stm32.h"
|
|
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
2013-10-24 16:14:33 +02:00
|
|
|
* Pre-processor Definitions
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2013-10-24 16:14:33 +02:00
|
|
|
|
2021-03-19 12:39:00 +01:00
|
|
|
/* Clocking *****************************************************************/
|
2013-10-24 16:14:33 +02:00
|
|
|
|
|
|
|
|
/* HSI - 16 MHz RC factory-trimmed
|
|
|
|
|
* LSI - 32 KHz RC (30-60KHz, uncalibrated)
|
|
|
|
|
* HSE - On-board crystal frequency is 25MHz
|
|
|
|
|
* LSE - 32.768 kHz
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define STM32_BOARD_XTAL 25000000ul
|
|
|
|
|
|
|
|
|
|
#define STM32_HSI_FREQUENCY 16000000ul
|
|
|
|
|
#define STM32_LSI_FREQUENCY 32000
|
|
|
|
|
#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL
|
|
|
|
|
#define STM32_LSE_FREQUENCY 32768
|
|
|
|
|
|
|
|
|
|
/* Main PLL Configuration.
|
|
|
|
|
*
|
|
|
|
|
* PLL source is HSE
|
|
|
|
|
* PLL_VCO = (STM32_HSE_FREQUENCY / PLLM) * PLLN
|
|
|
|
|
* = (25,000,000 / 25) * 240
|
|
|
|
|
* = 240,000,000
|
|
|
|
|
* SYSCLK = PLL_VCO / PLLP
|
|
|
|
|
* = 240,000,000 / 2 = 120,000,000
|
|
|
|
|
* USB OTG FS, SDIO and RNG Clock
|
|
|
|
|
* = PLL_VCO / PLLQ
|
|
|
|
|
* = 240,000,000 / 5 = 48,000,000
|
|
|
|
|
* = 48,000,000
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define STM32_PLLCFG_PLLM RCC_PLLCFG_PLLM(25)
|
|
|
|
|
#define STM32_PLLCFG_PLLN RCC_PLLCFG_PLLN(240)
|
|
|
|
|
#define STM32_PLLCFG_PLLP RCC_PLLCFG_PLLP_2
|
|
|
|
|
#define STM32_PLLCFG_PLLQ RCC_PLLCFG_PLLQ(5)
|
|
|
|
|
|
|
|
|
|
#define STM32_SYSCLK_FREQUENCY 120000000ul
|
|
|
|
|
|
|
|
|
|
/* AHB clock (HCLK) is SYSCLK (120MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK /* HCLK = SYSCLK / 1 */
|
|
|
|
|
#define STM32_HCLK_FREQUENCY STM32_SYSCLK_FREQUENCY
|
|
|
|
|
|
|
|
|
|
/* APB1 clock (PCLK1) is HCLK/4 (30MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd4 /* PCLK1 = HCLK / 4 */
|
|
|
|
|
#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/4)
|
|
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* Timers driven from APB1 will be twice PCLK1 (60Mhz) */
|
2013-10-24 16:14:33 +02:00
|
|
|
|
|
|
|
|
#define STM32_APB1_TIM2_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM3_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM4_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM5_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM6_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM7_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM12_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM13_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM14_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
|
|
|
|
|
/* APB2 clock (PCLK2) is HCLK/2 (60MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLKd2 /* PCLK2 = HCLK / 2 */
|
|
|
|
|
#define STM32_PCLK2_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
|
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* Timers driven from APB2 will be twice PCLK2 (120Mhz) */
|
2013-10-24 16:14:33 +02:00
|
|
|
|
|
|
|
|
#define STM32_APB2_TIM1_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM8_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM9_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM10_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM11_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
|
|
|
|
|
/* Timer Frequencies, if APBx is set to 1, frequency is same to APBx
|
|
|
|
|
* otherwise frequency is 2xAPBx.
|
|
|
|
|
* Note: TIM1,8 are on APB2, others on APB1
|
|
|
|
|
*/
|
|
|
|
|
|
2016-06-03 19:38:59 +02:00
|
|
|
#define BOARD_TIM1_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM2_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM3_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM4_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM5_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM6_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM7_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM8_FREQUENCY STM32_HCLK_FREQUENCY
|
2013-10-24 16:14:33 +02:00
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* LED definitions **********************************************************/
|
|
|
|
|
|
|
|
|
|
/* If CONFIG_ARCH_LEDS is not defined, then the user can control the LEDs in
|
|
|
|
|
* any way. The following definitions are used to access individual LEDs.
|
2013-10-24 16:14:33 +02:00
|
|
|
*/
|
|
|
|
|
|
2015-11-01 17:53:34 +01:00
|
|
|
/* LED index values for use with board_userled() */
|
2013-10-24 16:14:33 +02:00
|
|
|
|
|
|
|
|
#define BOARD_LED1 0
|
|
|
|
|
#define BOARD_LED2 1
|
|
|
|
|
#define BOARD_LED3 2
|
|
|
|
|
#define BOARD_LED4 3
|
|
|
|
|
#define BOARD_NLEDS 4
|
|
|
|
|
|
|
|
|
|
#define BOARD_LED_GREEN1 BOARD_LED1
|
|
|
|
|
#define BOARD_LED_YELLOW BOARD_LED2
|
|
|
|
|
#define BOARD_LED_RED BOARD_LED3
|
|
|
|
|
#define BOARD_LED_GREEN2 BOARD_LED4
|
|
|
|
|
|
2015-11-01 17:53:34 +01:00
|
|
|
/* LED bits for use with board_userled_all() */
|
2013-10-24 16:14:33 +02:00
|
|
|
|
|
|
|
|
#define BOARD_LED1_BIT (1 << BOARD_LED1)
|
|
|
|
|
#define BOARD_LED2_BIT (1 << BOARD_LED2)
|
|
|
|
|
#define BOARD_LED3_BIT (1 << BOARD_LED3)
|
|
|
|
|
#define BOARD_LED4_BIT (1 << BOARD_LED4)
|
|
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* If CONFIG_ARCH_LEDs is defined, then NuttX will control the 4 LEDs on
|
|
|
|
|
* board the Olimex STM32-P207.
|
|
|
|
|
* The following definitions describe how NuttX controls the LEDs:
|
2013-10-24 16:14:33 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define LED_STARTED 0 /* LED1 */
|
|
|
|
|
#define LED_HEAPALLOCATE 1 /* LED2 */
|
|
|
|
|
#define LED_IRQSENABLED 2 /* LED1 + LED2 */
|
|
|
|
|
#define LED_STACKCREATED 3 /* LED3 */
|
|
|
|
|
#define LED_INIRQ 4 /* LED1 + LED3 */
|
|
|
|
|
#define LED_SIGNAL 5 /* LED2 + LED3 */
|
|
|
|
|
#define LED_ASSERTION 6 /* LED1 + LED2 + LED3 */
|
|
|
|
|
#define LED_PANIC 7 /* N/C + N/C + N/C + LED4 */
|
|
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* Button definitions *******************************************************/
|
|
|
|
|
|
2013-10-24 16:14:33 +02:00
|
|
|
/* The Olimex STM32-P207 supports seven buttons: */
|
|
|
|
|
|
|
|
|
|
#define BUTTON_TAMPER 0
|
|
|
|
|
#define BUTTON_WKUP 1
|
|
|
|
|
#define BUTTON_RIGHT 2
|
|
|
|
|
#define BUTTON_UP 3
|
|
|
|
|
#define BUTTON_LEFT 4
|
|
|
|
|
#define BUTTON_DOWN 5
|
|
|
|
|
#define BUTTON_CENTER 6
|
|
|
|
|
|
|
|
|
|
#define NUM_BUTTONS 7
|
|
|
|
|
|
2013-10-24 16:48:04 +02:00
|
|
|
#define BUTTON_TAMPER_BIT (1 << BUTTON_TAMPER)
|
|
|
|
|
#define BUTTON_WKUP_BIT (1 << BUTTON_WKUP)
|
|
|
|
|
#define BUTTON_RIGHT_BIT (1 << BUTTON_RIGHT)
|
|
|
|
|
#define BUTTON_UP_BIT (1 << BUTTON_UP)
|
|
|
|
|
#define BUTTON_LEFT_BIT (1 << BUTTON_LEFT)
|
|
|
|
|
#define BUTTON_DOWN_BIT (1 << BUTTON_DOWN)
|
|
|
|
|
#define BUTTON_CENTER_BIT (1 << BUTTON_CENTER)
|
2013-10-24 16:14:33 +02:00
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* Alternate function pin selections ****************************************/
|
|
|
|
|
|
|
|
|
|
/* USART3: */
|
|
|
|
|
#define GPIO_USART3_RX GPIO_USART3_RX_3 /* PD9 */
|
|
|
|
|
#define GPIO_USART3_TX GPIO_USART3_TX_3 /* PD8 */
|
|
|
|
|
#define GPIO_USART3_CTS GPIO_USART3_CTS_2 /* PD11 */
|
|
|
|
|
#define GPIO_USART3_RTS GPIO_USART3_RTS_2 /* PD12 */
|
2013-10-24 16:14:33 +02:00
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* CAN: */
|
|
|
|
|
#define GPIO_CAN1_RX GPIO_CAN1_RX_2 /* PB8 */
|
|
|
|
|
#define GPIO_CAN1_TX GPIO_CAN1_TX_2 /* PB9 */
|
2013-10-24 16:14:33 +02:00
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* Ethernet: */
|
2013-10-24 16:14:33 +02:00
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* - PA2 is ETH_MDIO
|
2013-10-24 16:14:33 +02:00
|
|
|
* - PC1 is ETH_MDC
|
|
|
|
|
* - PB5 is ETH_PPS_OUT - NC (not connected)
|
|
|
|
|
* - PA0 is ETH_MII_CRS - NC
|
|
|
|
|
* - PA3 is ETH_MII_COL - NC
|
|
|
|
|
* - PB10 is ETH_MII_RX_ER - NC
|
|
|
|
|
* - PB0 is ETH_MII_RXD2 - NC
|
|
|
|
|
* - PH7 is ETH_MII_RXD3 - NC
|
|
|
|
|
* - PC3 is ETH_MII_TX_CLK - NC
|
|
|
|
|
* - PC2 is ETH_MII_TXD2 - NC
|
|
|
|
|
* - PB8 is ETH_MII_TXD3 - NC
|
|
|
|
|
* - PA1 is ETH_MII_RX_CLK/ETH_RMII_REF_CLK
|
|
|
|
|
* - PA7 is ETH_MII_RX_DV/ETH_RMII_CRS_DV
|
|
|
|
|
* - PC4 is ETH_MII_RXD0/ETH_RMII_RXD0
|
|
|
|
|
* - PC5 is ETH_MII_RXD1/ETH_RMII_RXD1
|
|
|
|
|
* - PB11 is ETH_MII_TX_EN/ETH_RMII_TX_EN
|
|
|
|
|
* - PG13 is ETH_MII_TXD0/ETH_RMII_TXD0
|
|
|
|
|
* - PG14 is ETH_MII_TXD1/ETH_RMII_TXD1
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define GPIO_ETH_PPS_OUT GPIO_ETH_PPS_OUT_1
|
|
|
|
|
#define GPIO_ETH_MII_CRS GPIO_ETH_MII_CRS_1
|
|
|
|
|
#define GPIO_ETH_MII_COL GPIO_ETH_MII_COL_1
|
|
|
|
|
#define GPIO_ETH_MII_RX_ER GPIO_ETH_MII_RX_ER_1
|
|
|
|
|
#define GPIO_ETH_MII_RXD2 GPIO_ETH_MII_RXD2_1
|
|
|
|
|
#define GPIO_ETH_MII_RXD3 GPIO_ETH_MII_RXD3_1
|
|
|
|
|
#define GPIO_ETH_MII_TXD3 GPIO_ETH_MII_TXD3_1
|
|
|
|
|
#define GPIO_ETH_MII_TX_EN GPIO_ETH_MII_TX_EN_2
|
|
|
|
|
#define GPIO_ETH_MII_TXD0 GPIO_ETH_MII_TXD0_2
|
|
|
|
|
#define GPIO_ETH_MII_TXD1 GPIO_ETH_MII_TXD1_2
|
|
|
|
|
#define GPIO_ETH_RMII_TX_EN GPIO_ETH_RMII_TX_EN_1
|
|
|
|
|
#define GPIO_ETH_RMII_TXD0 GPIO_ETH_RMII_TXD0_2
|
|
|
|
|
#define GPIO_ETH_RMII_TXD1 GPIO_ETH_RMII_TXD1_2
|
|
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
#endif /* __BOARDS_ARM_STM32_OLIMEX_STM32_P207_INCLUDE_BOARD_H */
|
