2019-03-03 15:30:14 +01:00
|
|
|
#
|
|
|
|
# This file is autogenerated: PLEASE DO NOT EDIT IT.
|
|
|
|
#
|
|
|
|
# You can use "make menuconfig" to make any modifications to the installed .config file.
|
|
|
|
# You can then do "make savedefconfig" to generate a new defconfig file that includes your
|
|
|
|
# modifications.
|
|
|
|
#
|
2018-06-17 19:13:24 +02:00
|
|
|
# CONFIG_ARCH_FPU is not set
|
|
|
|
# CONFIG_NSH_ARGCAT is not set
|
|
|
|
# CONFIG_NSH_CMDPARMS is not set
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_ADC=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_ANALOG=y
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_ARCH="arm"
|
2017-05-02 14:36:18 +02:00
|
|
|
CONFIG_ARCH_BOARD="nucleo-l496zg"
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_ARCH_BOARD_NUCLEO_L496ZG=y
|
2017-05-02 14:36:18 +02:00
|
|
|
CONFIG_ARCH_BUTTONS=y
|
2019-08-07 22:49:39 +02:00
|
|
|
CONFIG_ARCH_CHIP="stm32l4"
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_ARCH_CHIP_STM32L496ZG=y
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_ARCH_CHIP_STM32L4=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_ARCH_INTERRUPTSTACK=2048
|
2017-05-02 14:36:18 +02:00
|
|
|
CONFIG_ARCH_IRQBUTTONS=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_ARCH_STACKDUMP=y
|
|
|
|
CONFIG_ARMV7M_STACKCHECK=y
|
|
|
|
CONFIG_BOARD_LOOPSPERMSEC=8499
|
2017-05-02 14:36:18 +02:00
|
|
|
CONFIG_BUILTIN=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_DEBUG_SYMBOLS=y
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_EXAMPLES_ADC=y
|
2018-06-17 19:13:24 +02:00
|
|
|
CONFIG_EXAMPLES_ADC_SWTRIG=y
|
2017-05-02 14:36:18 +02:00
|
|
|
CONFIG_EXAMPLES_ALARM=y
|
|
|
|
CONFIG_EXAMPLES_RANDOM=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_FS_PROCFS=y
|
2018-06-17 19:13:24 +02:00
|
|
|
CONFIG_FS_PROCFS_REGISTER=y
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_HAVE_CXX=y
|
2018-06-17 19:13:24 +02:00
|
|
|
CONFIG_HAVE_CXXINITIALIZE=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_I2C=y
|
2018-06-17 19:13:24 +02:00
|
|
|
CONFIG_I2CTOOL_MAXBUS=4
|
|
|
|
CONFIG_I2CTOOL_MINBUS=1
|
|
|
|
CONFIG_I2C_RESET=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_MAX_TASKS=16
|
|
|
|
CONFIG_MAX_WDOGPARMS=2
|
|
|
|
CONFIG_MM_REGIONS=2
|
|
|
|
CONFIG_NFILE_DESCRIPTORS=8
|
|
|
|
CONFIG_NFILE_STREAMS=8
|
|
|
|
CONFIG_NSH_ARCHINIT=y
|
2017-05-02 14:36:18 +02:00
|
|
|
CONFIG_NSH_BUILTIN_APPS=y
|
|
|
|
CONFIG_NSH_DISABLE_IFUPDOWN=y
|
|
|
|
CONFIG_NSH_FILEIOSIZE=512
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_NSH_LINELEN=64
|
|
|
|
CONFIG_NSH_READLINE=y
|
|
|
|
CONFIG_PREALLOC_MQ_MSGS=4
|
|
|
|
CONFIG_PREALLOC_TIMERS=4
|
|
|
|
CONFIG_PREALLOC_WDOGS=8
|
|
|
|
CONFIG_RAM_SIZE=98304
|
|
|
|
CONFIG_RAM_START=0x20000000
|
|
|
|
CONFIG_RAW_BINARY=y
|
2017-05-02 14:36:18 +02:00
|
|
|
CONFIG_READLINE_CMD_HISTORY=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_READLINE_TABCOMPLETION=y
|
|
|
|
CONFIG_RR_INTERVAL=200
|
|
|
|
CONFIG_RTC_ALARM=y
|
|
|
|
CONFIG_RTC_DATETIME=y
|
|
|
|
CONFIG_RTC_DRIVER=y
|
|
|
|
CONFIG_RTC_IOCTL=y
|
|
|
|
CONFIG_RTC_NALARMS=2
|
|
|
|
CONFIG_SCHED_WAITPID=y
|
|
|
|
CONFIG_SDCLONE_DISABLE=y
|
|
|
|
CONFIG_SERIAL_TERMIOS=y
|
|
|
|
CONFIG_STACK_COLORATION=y
|
2018-06-17 19:13:24 +02:00
|
|
|
CONFIG_STM32L4_ADC1=y
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_STM32L4_ADC1_DMA=y
|
|
|
|
CONFIG_STM32L4_ADC1_SAMPLE_FREQUENCY=1000
|
|
|
|
CONFIG_STM32L4_ADC2=y
|
2018-06-17 19:13:24 +02:00
|
|
|
CONFIG_STM32L4_ADC2_DMA=y
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_STM32L4_ADC3=y
|
2018-06-17 19:13:24 +02:00
|
|
|
CONFIG_STM32L4_ADC3_DMA=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_STM32L4_DISABLE_IDLE_SLEEP_DURING_DEBUG=y
|
|
|
|
CONFIG_STM32L4_DMA1=y
|
|
|
|
CONFIG_STM32L4_DMA2=y
|
|
|
|
CONFIG_STM32L4_FSMC=y
|
|
|
|
CONFIG_STM32L4_I2C1=y
|
|
|
|
CONFIG_STM32L4_I2C2=y
|
|
|
|
CONFIG_STM32L4_I2C3=y
|
|
|
|
CONFIG_STM32L4_I2C4=y
|
|
|
|
CONFIG_STM32L4_LPUART1=y
|
|
|
|
CONFIG_STM32L4_PWR=y
|
|
|
|
CONFIG_STM32L4_RNG=y
|
2018-08-08 20:42:04 +02:00
|
|
|
CONFIG_STM32L4_RTC=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_STM32L4_SAI1PLL=y
|
|
|
|
CONFIG_STM32L4_SPI1=y
|
|
|
|
CONFIG_STM32L4_SPI2=y
|
|
|
|
CONFIG_STM32L4_SPI3=y
|
|
|
|
CONFIG_STM32L4_SRAM2_HEAP=y
|
2017-08-30 10:40:58 +02:00
|
|
|
CONFIG_STM32L4_TIM1=y
|
2018-06-17 19:13:24 +02:00
|
|
|
CONFIG_STM32L4_TIM1_ADC=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_STM32L4_USART2=y
|
|
|
|
CONFIG_STM32L4_USART3=y
|
|
|
|
CONFIG_SYSTEM_I2CTOOL=y
|
2018-08-20 01:48:13 +02:00
|
|
|
CONFIG_SYSTEM_NSH=y
|
2017-05-02 14:36:18 +02:00
|
|
|
CONFIG_SYSTEM_STACKMONITOR=y
|
|
|
|
CONFIG_SYSTEM_TEE=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_TASK_NAME_SIZE=0
|
2018-12-13 00:56:02 +01:00
|
|
|
CONFIG_TESTING_OSTEST=y
|
2017-07-10 03:25:19 +02:00
|
|
|
CONFIG_USART3_SERIAL_CONSOLE=y
|
|
|
|
CONFIG_USER_ENTRYPOINT="nsh_main"
|
|
|
|
CONFIG_WDOG_INTRESERVE=1
|