2011-02-25 19:46:06 +01:00
|
|
|
/****************************************************************************
|
2019-08-08 16:53:04 +02:00
|
|
|
* boards/hc/mcs92s12ne64/ne64badge/ostest/ne64badge-nonbanked.ld
|
2011-02-25 19:46:06 +01:00
|
|
|
*
|
2017-07-11 19:15:47 +02:00
|
|
|
* Copyright (C) 2011, 2017 Gregory Nutt. All rights reserved.
|
2012-09-13 20:32:24 +02:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
2011-02-25 19:46:06 +01:00
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/* The NE64 Badge has 64Kb of FLASH and 8Kb of SRAM that are assumed to be
|
|
|
|
* paged and positioned as below:
|
|
|
|
*/
|
|
|
|
|
|
|
|
MEMORY
|
|
|
|
{
|
2011-02-26 19:58:45 +01:00
|
|
|
/* The register space resides at address 0x0000-0x03ff. The following
|
|
|
|
* address, 0x0400-0x1fff are unused.
|
|
|
|
*
|
|
|
|
* The 8Kb SRAM is mapped to 0x2000-0x2fff.
|
2011-02-25 19:46:06 +01:00
|
|
|
*/
|
|
|
|
|
2011-02-26 19:58:45 +01:00
|
|
|
sram (rwx) : ORIGIN = 0x2000, LENGTH = 8K
|
2011-02-25 19:46:06 +01:00
|
|
|
|
|
|
|
/* Three fixed text flash pages (corresponding to page 3e, 3d, and 3f) at
|
2011-02-26 19:58:45 +01:00
|
|
|
* 16Kb each (minus 256 bytes at the end of page 3f that is reserved for
|
2011-02-27 16:42:07 +01:00
|
|
|
* interrupt vectors). Notice that this is linked as a single contiguous;
|
|
|
|
* Post-processing is planned to make the binary to the appropriate flash
|
|
|
|
* pages.
|
2011-02-25 19:46:06 +01:00
|
|
|
*/
|
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
text (rx) : ORIGIN = 0x4000, LENGTH = 48K-256 /* Page 3e, 3d, and 3f */
|
2011-02-25 19:46:06 +01:00
|
|
|
|
2011-02-26 19:58:45 +01:00
|
|
|
/* Vectors */
|
2011-02-25 19:46:06 +01:00
|
|
|
|
|
|
|
vectors (rx) : ORIGIN = 0xff80, LENGTH = 256
|
|
|
|
}
|
|
|
|
|
|
|
|
ENTRY(_stext)
|
|
|
|
SECTIONS
|
|
|
|
{
|
2019-09-15 23:27:58 +02:00
|
|
|
.text : {
|
|
|
|
_stext = ABSOLUTE(.);
|
|
|
|
*(nonbanked)
|
|
|
|
*(.text .text.*)
|
|
|
|
*(.fixup)
|
|
|
|
*(.gnu.warning)
|
|
|
|
*(.rodata .rodata.*)
|
|
|
|
*(.gnu.linkonce.t.*)
|
|
|
|
*(.glue_7)
|
|
|
|
*(.glue_7t)
|
|
|
|
*(.got)
|
|
|
|
*(.gcc_except_table)
|
|
|
|
*(.gnu.linkonce.r.*)
|
|
|
|
_etext = ABSOLUTE(.);
|
|
|
|
} > text
|
2011-02-25 19:46:06 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
_eronly = ABSOLUTE(.);
|
2011-02-25 19:46:06 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.data : {
|
|
|
|
_sdata = ABSOLUTE(.);
|
|
|
|
*(.data .data.*)
|
|
|
|
*(.gnu.linkonce.d.*)
|
|
|
|
CONSTRUCTORS
|
|
|
|
_edata = ABSOLUTE(.);
|
|
|
|
} > sram AT > text
|
2011-02-25 19:46:06 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.vectors : {
|
|
|
|
*(vectors)
|
|
|
|
} > vectors
|
2011-02-26 19:58:45 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.bss : {
|
|
|
|
_sbss = ABSOLUTE(.);
|
|
|
|
*(.bss .bss.*)
|
|
|
|
*(.gnu.linkonce.b.*)
|
|
|
|
*(COMMON)
|
|
|
|
_ebss = ABSOLUTE(.);
|
|
|
|
} > sram
|
2011-02-25 19:46:06 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
.vectors : {
|
|
|
|
_svectors = ABSOLUTE(.);
|
|
|
|
*(.vectors)
|
|
|
|
_evectors = ABSOLUTE(.);
|
|
|
|
} > vectors
|
2011-02-25 19:46:06 +01:00
|
|
|
|
2019-09-15 23:27:58 +02:00
|
|
|
/* Stabs debugging sections. */
|
|
|
|
.stab 0 : { *(.stab) }
|
|
|
|
.stabstr 0 : { *(.stabstr) }
|
|
|
|
.stab.excl 0 : { *(.stab.excl) }
|
|
|
|
.stab.exclstr 0 : { *(.stab.exclstr) }
|
|
|
|
.stab.index 0 : { *(.stab.index) }
|
|
|
|
.stab.indexstr 0 : { *(.stab.indexstr) }
|
|
|
|
.comment 0 : { *(.comment) }
|
|
|
|
.debug_abbrev 0 : { *(.debug_abbrev) }
|
|
|
|
.debug_info 0 : { *(.debug_info) }
|
|
|
|
.debug_line 0 : { *(.debug_line) }
|
|
|
|
.debug_pubnames 0 : { *(.debug_pubnames) }
|
|
|
|
.debug_aranges 0 : { *(.debug_aranges) }
|
2011-02-25 19:46:06 +01:00
|
|
|
}
|