2019-01-20 14:03:11 +01:00
|
|
|
/****************************************************************************
|
2019-08-19 17:16:08 +02:00
|
|
|
* boards/arm/stm32f0l0g0/b-l072z-lrwan1/src/stm32_spi.c
|
2019-01-20 14:03:11 +01:00
|
|
|
*
|
2020-10-10 14:44:33 +02:00
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
* License. You may obtain a copy of the License at
|
2019-01-20 14:03:11 +01:00
|
|
|
*
|
2020-10-10 14:44:33 +02:00
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
2019-01-20 14:03:11 +01:00
|
|
|
*
|
2020-10-10 14:44:33 +02:00
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
* under the License.
|
2019-01-20 14:03:11 +01:00
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Included Files
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include <errno.h>
|
|
|
|
#include <debug.h>
|
|
|
|
|
|
|
|
#include <nuttx/spi/spi.h>
|
|
|
|
|
2020-05-01 03:20:29 +02:00
|
|
|
#include "arm_arch.h"
|
2019-01-20 14:03:11 +01:00
|
|
|
#include "chip.h"
|
|
|
|
#include "stm32_gpio.h"
|
|
|
|
#include "stm32_spi.h"
|
|
|
|
|
|
|
|
#include "b-l072z-lrwan1.h"
|
|
|
|
#include <arch/board/board.h>
|
|
|
|
|
2019-05-27 16:16:24 +02:00
|
|
|
#ifdef CONFIG_STM32F0L0G0_SPI
|
2019-01-20 14:03:11 +01:00
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Pre-processor Definitions
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Private Function Prototypes
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Private Data
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Private Functions
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Public Functions
|
|
|
|
****************************************************************************/
|
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
2019-01-20 14:03:11 +01:00
|
|
|
* Name: stm32_spidev_initialize
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* Called to configure SPI chip select GPIO pins for the Nucleo-144 board.
|
|
|
|
*
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2019-01-20 14:03:11 +01:00
|
|
|
|
|
|
|
void stm32_spidev_initialize(void)
|
|
|
|
{
|
|
|
|
/* NOTE: Clocking for SPI1 and/or SPI2 was already provided in stm32_rcc.c.
|
|
|
|
* Configurations of SPI pins is performed in stm32_spi.c.
|
|
|
|
* Here, we only initialize chip select pins unique to the board
|
|
|
|
* architecture.
|
|
|
|
*/
|
|
|
|
|
2019-05-27 16:16:24 +02:00
|
|
|
#ifdef CONFIG_STM32F0L0G0_SPI1
|
2019-01-20 14:03:11 +01:00
|
|
|
# ifdef CONFIG_LPWAN_SX127X
|
|
|
|
/* Configure the SPI-based SX127X chip select GPIO */
|
|
|
|
|
|
|
|
spiinfo("Configure GPIO for SX127X SPI1/CS\n");
|
|
|
|
|
|
|
|
stm32_configgpio(GPIO_SX127X_CS);
|
|
|
|
stm32_gpiowrite(GPIO_SX127X_CS, true);
|
|
|
|
# endif
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Name: stm32_spi1/2/select and stm32_spi1/2/status
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* The external functions, stm32_spi1/2select and stm32_spi1/2status
|
|
|
|
* must be provided by board-specific logic. They are implementations of
|
|
|
|
* the select and status methods of the SPI interface defined by struct
|
|
|
|
* spi_ops_s (see include/nuttx/spi/spi.h). All other methods (including
|
2020-10-10 15:43:46 +02:00
|
|
|
* stm32_spibus_initialize()) are provided by common STM32 logic.
|
|
|
|
* To use this common SPI logic on your board:
|
2019-01-20 14:03:11 +01:00
|
|
|
*
|
|
|
|
* 1. Provide logic in stm32_boardinitialize() to configure SPI chip select
|
|
|
|
* pins.
|
|
|
|
* 2. Provide stm32_spi1/2select() and stm32_spi1/2status() functions
|
|
|
|
* in your board-specific logic. These functions will perform chip
|
|
|
|
* selection and status operations using GPIOs in the way your board is
|
|
|
|
* configured.
|
2020-10-10 15:43:46 +02:00
|
|
|
* 3. Add a calls to stm32_spibus_initialize() in your low level
|
|
|
|
* application initialization logic
|
|
|
|
* 4. The handle returned by stm32_spibus_initialize() may then be used to
|
|
|
|
* bind the SPI driver to higher level logic (e.g., calling
|
2019-01-20 14:03:11 +01:00
|
|
|
* mmcsd_spislotinitialize(), for example, will bind the SPI driver to
|
|
|
|
* the SPI MMC/SD driver).
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
2019-05-27 16:16:24 +02:00
|
|
|
#ifdef CONFIG_STM32F0L0G0_SPI1
|
2019-01-20 14:03:11 +01:00
|
|
|
void stm32_spi1select(FAR struct spi_dev_s *dev, uint32_t devid,
|
|
|
|
bool selected)
|
|
|
|
{
|
2020-10-10 15:43:46 +02:00
|
|
|
spiinfo("devid: %d CS: %s\n",
|
|
|
|
(int)devid, selected ? "assert" : "de-assert");
|
2019-01-20 14:03:11 +01:00
|
|
|
|
|
|
|
switch (devid)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_LPWAN_SX127X
|
|
|
|
case SPIDEV_LPWAN(0):
|
|
|
|
{
|
2020-10-10 17:00:18 +02:00
|
|
|
spiinfo("SX127X device %s\n",
|
|
|
|
selected ? "asserted" : "de-asserted");
|
2019-01-20 14:03:11 +01:00
|
|
|
|
|
|
|
/* Set the GPIO low to select and high to de-select */
|
|
|
|
|
|
|
|
stm32_gpiowrite(GPIO_SX127X_CS, !selected);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
#endif
|
2020-10-10 15:43:46 +02:00
|
|
|
|
2019-01-20 14:03:11 +01:00
|
|
|
default:
|
|
|
|
{
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
uint8_t stm32_spi1status(FAR struct spi_dev_s *dev, uint32_t devid)
|
|
|
|
{
|
|
|
|
uint8_t status = 0;
|
|
|
|
|
|
|
|
switch (devid)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_LPWAN_SX127X
|
|
|
|
case SPIDEV_LPWAN(0):
|
|
|
|
{
|
|
|
|
status |= SPI_STATUS_PRESENT;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
#endif
|
2020-10-10 15:43:46 +02:00
|
|
|
|
2019-01-20 14:03:11 +01:00
|
|
|
default:
|
|
|
|
{
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return status;
|
|
|
|
}
|
2020-01-31 19:07:39 +01:00
|
|
|
#endif /* CONFIG_STM32F0L0G0_SPI1 */
|
2019-01-20 14:03:11 +01:00
|
|
|
|
2019-05-27 16:16:24 +02:00
|
|
|
#ifdef CONFIG_STM32F0L0G0_SPI2
|
2019-01-20 14:03:11 +01:00
|
|
|
void stm32_spi2select(FAR struct spi_dev_s *dev, uint32_t devid,
|
|
|
|
bool selected)
|
|
|
|
{
|
2020-10-10 15:43:46 +02:00
|
|
|
spiinfo("devid: %d CS: %s\n",
|
|
|
|
(int)devid, selected ? "assert" : "de-assert");
|
2019-01-20 14:03:11 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
uint8_t stm32_spi2status(FAR struct spi_dev_s *dev, uint32_t devid)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2020-01-31 19:07:39 +01:00
|
|
|
#endif /* CONFIG_STM32F0L0G0_SPI2 */
|
2019-01-20 14:03:11 +01:00
|
|
|
|
2020-01-31 19:07:39 +01:00
|
|
|
#endif /* CONFIG_STM32F0L0G0_SPI */
|