sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

riscv_vector.S: Align trap vector to 64 byte

Browse Source 
Bump align to 64 byte to support all interrupt mode, it is essential for CLIC.

Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
This commit is contained in:
Huang Qi 2024-06-17 19:49:54 +08:00 committed by Xiang Xiao
parent 384610b253
commit 040e1379cd
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/risc-v/src/common/riscv_vectors.S
View File

@ -23,7 +23,7 @@
****************************************************************************/ ****************************************************************************/
.section .text .section .text
.balign 8 .balign 64
.global __trap_vec .global __trap_vec
/**************************************************************************** /****************************************************************************
@ -32,6 +32,8 @@
* Description: * Description:
* All M-mode exceptions and interrupts will be handled from here. If * All M-mode exceptions and interrupts will be handled from here. If
* kernel is in S-mode delegated exceptions and interrupts are handled. * kernel is in S-mode delegated exceptions and interrupts are handled.
* Bump align to 64 byte to support all interrupt mode (PLIC/CLINT/CLIC)
* since 64 byte align is essential for CLIC.
* *
****************************************************************************/ ****************************************************************************/