xtensa/esp32s2: Remove unused and not unsupported configs from Kconfig

Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com>
This commit is contained in:
Gustavo Henrique Nihei 2022-03-23 14:52:55 -03:00 committed by Alan Carvalho de Assis
parent 44bec4cf8e
commit 04b80cc8d2
8 changed files with 112 additions and 554 deletions

View File

@ -10,22 +10,48 @@ comment "ESP32-S2 Configuration Options"
choice
prompt "ESP32-S2 Chip Selection"
default ARCH_CHIP_ESP32S2WROVER
depends on ARCH_CHIP_ESP32S2
config ARCH_CHIP_ESP32S2WROVER
bool "ESP32-S2-WROVER"
select ESP32S2_ESP32S2DXWDXX
select ESP32S2_FLASH_4M
select ESP32S2_PSRAM_8M
select ESP32S2_PSRAM_2M
---help---
Generic module with an embedded ESP32-S2
endchoice # ESP32S2 Chip Selection
endchoice # ESP32-S2 Chip Selection
choice
prompt "Instruction CACHE Size"
choice ESP32S2_DEFAULT_CPU_FREQ
prompt "CPU Frequency"
default ESP32S2_DEFAULT_CPU_FREQ_240
---help---
CPU frequency to be set on application startup.
config ESP32S2_DEFAULT_CPU_FREQ_80
bool "80 MHz"
config ESP32S2_DEFAULT_CPU_FREQ_160
bool "160 MHz"
config ESP32S2_DEFAULT_CPU_FREQ_240
bool "240 MHz"
endchoice # CPU Frequency
config ESP32S2_DEFAULT_CPU_FREQ_MHZ
int
default 80 if ESP32S2_DEFAULT_CPU_FREQ_80
default 160 if ESP32S2_DEFAULT_CPU_FREQ_160
default 240 if ESP32S2_DEFAULT_CPU_FREQ_240
menu "Cache Configuration"
choice ESP32S2_INSTRUCTION_CACHE_SIZE
prompt "Instruction cache size"
default ESP32S2_INSTRUCTION_CACHE_8KB
depends on ARCH_CHIP_ESP32S2
---help---
Instruction cache size to be set on application startup.
If you use 8KB instruction cache rather than 16KB instruction cache,
then the other 8KB will be managed by heap allocator.
config ESP32S2_INSTRUCTION_CACHE_8KB
bool "8KB"
@ -37,12 +63,41 @@ config ESP32S2_INSTRUCTION_CACHE_16KB
---help---
Use 16KB of SRAM as Instruction Cache
endchoice # ESP32S2 Instruction CACHE size
endchoice # Instruction cache size
choice
prompt "Data CACHE Size"
default ESP32S2_DATA_CACHE_8KB
depends on ARCH_CHIP_ESP32S2
config ESP32S2_INSTRUCTION_CACHE_SIZE
hex
default 0x2000 if ESP32S2_INSTRUCTION_CACHE_8KB
default 0x4000 if ESP32S2_INSTRUCTION_CACHE_16KB
choice ESP32S2_INSTRUCTION_CACHE_LINE_SIZE
prompt "Instruction cache line size"
default ESP32S2_INSTRUCTION_CACHE_LINE_32B
---help---
Instruction cache line size to be set on application startup.
config ESP32S2_INSTRUCTION_CACHE_LINE_16B
bool "16 Bytes"
depends on ESP32S2_INSTRUCTION_CACHE_16KB
config ESP32S2_INSTRUCTION_CACHE_LINE_32B
bool "32 Bytes"
endchoice
config ESP32S2_INSTRUCTION_CACHE_LINE_SIZE
int
default 16 if ESP32S2_INSTRUCTION_CACHE_LINE_16B
default 32 if ESP32S2_INSTRUCTION_CACHE_LINE_32B
choice ESP32S2_DATA_CACHE_SIZE
prompt "Data cache size"
default ESP32S2_DATA_CACHE_0KB
---help---
Data cache size to be set on application startup.
If you use 0KB data cache, the other 16KB will be added to the heap.
If you use 8KB data cache rather than 16KB data cache, the other 8KB
will be added to the heap.
config ESP32S2_DATA_CACHE_0KB
bool "No DATA CACHE"
@ -59,11 +114,34 @@ config ESP32S2_DATA_CACHE_16KB
---help---
Use 16KB of SRAM as Data Cache
endchoice # ESP32S2 Data CACHE size
endchoice # Data cache size
config ESP32S2_SINGLE_CPU
bool
default y
config ESP32S2_DATA_CACHE_SIZE
hex
default 0x0 if ESP32S2_DATA_CACHE_0KB
default 0x2000 if ESP32S2_DATA_CACHE_8KB
default 0x4000 if ESP32S2_DATA_CACHE_16KB
choice ESP32S2_DATA_CACHE_LINE_SIZE
prompt "Data cache line size"
default ESP32S2_DATA_CACHE_LINE_32B
---help---
Data cache line size to be set on application startup.
config ESP32S2_DATA_CACHE_LINE_16B
bool "16 Bytes"
config ESP32S2_DATA_CACHE_LINE_32B
bool "32 Bytes"
endchoice
config ESP32S2_DATA_CACHE_LINE_SIZE
int
default 16 if ESP32S2_DATA_CACHE_LINE_16B
default 32 if ESP32S2_DATA_CACHE_LINE_32B
endmenu # Cache Configuration
config ESP32S2_FLASH_2M
bool
@ -77,7 +155,7 @@ config ESP32S2_FLASH_8M
bool
default n
config ESP32S2_FLASH_16M
config ESP32S2_PSRAM_2M
bool
default n
@ -97,16 +175,6 @@ config ESP32S2_FLASH_DETECT
---help---
Auto detect flash size when flashing.
config ESP32S2_PSRAM_8M
bool
default n
config ESP32S2_ESP32S2SXWDXX
bool
default n
select ESP32S2_SINGLE_CPU
select ARCH_HAVE_I2CRESET
choice ESP32S2_FLASH_MODE
prompt "SPI FLASH mode"
default ESP32S2_FLASH_MODE_DIO
@ -127,7 +195,7 @@ choice ESP32S2_FLASH_MODE
config ESP32S2_FLASH_MODE_QOUT
bool "Quad Output (QOUT)"
endchoice # ESP32S2_FLASH_MODE
endchoice # SPI FLASH mode
choice ESP32S2_FLASH_FREQ
prompt "SPI FLASH frequency"
@ -147,44 +215,7 @@ choice ESP32S2_FLASH_FREQ
config ESP32S2_FLASH_FREQ_20M
bool "20 MHz"
endchoice # ESP32S2_FLASH_FREQ
choice ESP32S2_DEFAULT_CPU_FREQ
prompt "CPU frequency"
default ESP32S2_DEFAULT_CPU_FREQ_240
---help---
CPU frequency to be set on application startup.
config ESP32S2_DEFAULT_CPU_FREQ_80
bool "80 MHz"
config ESP32S2_DEFAULT_CPU_FREQ_160
bool "160 MHz"
config ESP32S2_DEFAULT_CPU_FREQ_240
bool "240 MHz"
endchoice # CPU frequency
config ESP32S2_DEFAULT_CPU_FREQ_MHZ
int
default 80 if ESP32S2_DEFAULT_CPU_FREQ_80
default 160 if ESP32S2_DEFAULT_CPU_FREQ_160
default 240 if ESP32S2_DEFAULT_CPU_FREQ_240
choice
prompt "On-board Crystal Frequency"
default ESP32S2_XTAL_40MZ
config ESP32S2_XTAL_40MZ
bool "40MHz"
config ESP32S2_XTAL_26MHz
bool "26MHz"
endchoice # On-board Crystal Frequency
config ESP32S2_RT_TIMER
bool "Real-time Timer"
select ESP32S2_TIMER
default n
endchoice # SPI FLASH frequency
config ESP32S2_RUN_IRAM
bool "Run from IRAM"
@ -207,112 +238,16 @@ config ESP32S2_WDT
bool
default n
config ESP32S2_BT
bool "Bluetooth"
default n
depends on EXPERIMENTAL
---help---
No yet implemented
config ESP32S2_EFUSE
bool "EFUSE support"
default n
---help---
Enable ESP32S2 efuse support.
config ESP32S2_I2C
bool
default n
config ESP32S2_I2S0
bool "I2S 0"
default n
depends on EXPERIMENTAL
---help---
No yet implemented
config ESP32S2_LEDC
bool "LED PWM (LEDC)"
default n
depends on EXPERIMENTAL
---help---
No yet implemented
config ESP32S2_PCNT
bool "Pulse Count Module (PCNT)"
default n
depends on EXPERIMENTAL
---help---
No yet implemented
config ESP32S2_RMT
bool "Remote Control Module (RMT)"
default n
depends on EXPERIMENTAL
---help---
No yet implemented
config ESP32S2_RNG
bool "Random Number Generator (RNG)"
default n
select ARCH_HAVE_RNG
---help---
ESP32S2 supports a RNG that passed on Dieharder test suite.
config ESP32S2_SPI
bool
default n
ESP32-S2 supports a RNG that passed on Dieharder test suite.
config ESP32S2_SPIFLASH
bool "SPI Flash"
default n
select MTD
select MTD_BYTE_WRITE
select MTD_PARTITION
config ESP32S2_SPI2
bool "SPI 2"
default n
select ESP32S2_SPI
select ESP32S2_GPIO_IRQ
select SPI
config ESP32S2_SPI3
bool "SPI 3"
default n
select ESP32S2_SPI
select ESP32S2_GPIO_IRQ
select SPI
config ESP32S2_SPIRAM
bool "SPI RAM Support"
default n
select ARCH_HAVE_HEAP2
select XTENSA_IMEM_USE_SEPARATE_HEAP
if ESP32S2_SPIRAM && SMP
choice
prompt "How does SPIRAM share cache?"
default ESP32S2_MEMMAP_SPIRAM_CACHE_EVENODD
---help---
Selects the cache mode to CPU access the external memory.
config ESP32S2_MEMMAP_SPIRAM_CACHE_EVENODD
bool "Pro CPU uses even 32 byte ranges, App uses odd ones"
config ESP32S2_MEMMAP_SPIRAM_CACHE_LOWHIGH
bool "Pro CPU uses low 2MB ranges, App uses high ones"
endchoice # CPU frequency
endif
config XTENSA_TIMER1
bool "Xtensa Timer 1"
default n
config XTENSA_TIMER2
bool "Xtensa Timer 2"
default n
config ESP32S2_TIMER0
bool "64-bit Timer 0 (Group 0 Timer 0)"
@ -383,39 +318,15 @@ config ESP32S2_UART1
select UART1_SERIALDRIVER
select ARCH_HAVE_SERIAL_TERMIOS
config ESP32S2_WIRELESS
bool "Wireless"
default n
select NET
select ARCH_PHY_INTERRUPT
select ESP32S2_RNG
select ESP32S2_RT_TIMER
select ESP32S2_TIMER0
---help---
Enable Wireless support
config ESP32S2_I2C0
bool "I2C 0"
default n
select ESP32S2_I2C
config ESP32S2_I2C1
bool "I2C 1"
default n
select ESP32S2_I2C
config ESP32S2_AES_ACCELERATOR
bool "AES Accelerator"
config ESP32S2_RT_TIMER
bool "Real-time Timer"
select ESP32S2_TIMER
default n
endmenu # ESP32S2 Peripheral Selection
endmenu # ESP32-S2 Peripheral Selection
menu "Memory Configuration"
config ESP32S2_BT_RESERVE_DRAM
int "Reserved BT DRAM"
default 0
config ESP32S2_TRACEMEM_RESERVE_DRAM
int "Reserved trace memory DRAM"
default 0
@ -429,9 +340,9 @@ endmenu # Memory Configuration
config ESP32S2_GPIO_IRQ
bool "GPIO pin interrupts"
---help---
Enable support for interrupting GPIO pins
Enable support for interrupting GPIO pins.
menu "UART configuration"
menu "UART Configuration"
depends on ESP32S2_UART
if ESP32S2_UART0
@ -486,135 +397,9 @@ config ESP32S2_UART1_CTSPIN
endif # ESP32S2_UART1
endmenu # UART configuration
endmenu # UART Configuration
menu "I2C configuration"
depends on ESP32S2_I2C
if ESP32S2_I2C0
config ESP32S2_I2C0_SCLPIN
int "I2C0 SCL Pin"
default 22
range 0 39
config ESP32S2_I2C0_SDAPIN
int "I2C0 SDA Pin"
default 23
range 0 39
endif # ESP32S2_I2C0
if ESP32S2_I2C1
config ESP32S2_I2C1_SCLPIN
int "I2C1 SCL Pin"
default 26
range 0 39
config ESP32S2_I2C1_SDAPIN
int "I2C1 SDA Pin"
default 25
range 0 39
endif # ESP32S2_I2C1
endmenu # I2C configuration
menu "SPI configuration"
depends on ESP32S2_SPI
config ESP32S2_SPI_SWCS
bool "SPI software CS"
default y
---help---
Use SPI software CS.
config ESP32S2_SPI_UDCS
bool "User defined CS"
default n
depends on ESP32S2_SPI_SWCS
---help---
Use user defined CS.
config ESP32S2_SPI2_DMA
bool "SPI2 use DMA"
default y
depends on ESP32S2_SPI2
config ESP32S2_SPI3_DMA
bool "SPI3 use DMA"
default y
depends on ESP32S2_SPI3
config SPI_DMADESC_NUM
int "SPI master DMA description number"
default 2
config SPI_SLAVE_BUFSIZE
int "SPI slave buffer size"
default 2048
depends on SPI_SLAVE
config ESP32S2_SPI_DMATHRESHOLD
int "SPI DMA threshold"
default 64
depends on ESP32S2_SPI2_DMA || ESP32S2_SPI3_DMA
---help---
When SPI DMA is enabled, DMA transfers whose size are below the
defined threshold will be performed by polling logic.
if ESP32S2_SPI2
config ESP32S2_SPI2_CSPIN
int "SPI2 CS Pin"
default 15
range 0 39
config ESP32S2_SPI2_CLKPIN
int "SPI2 CLK Pin"
default 14
range 0 39
config ESP32S2_SPI2_MOSIPIN
int "SPI2 MOSI Pin"
default 13
range 0 39
config ESP32S2_SPI2_MISOPIN
int "SPI2 MISO Pin"
default 12
range 0 39
endif # ESP32S2_SPI2
if ESP32S2_SPI3
config ESP32S2_SPI3_CSPIN
int "SPI3 CS Pin"
default 5
range 0 39
config ESP32S2_SPI3_CLKPIN
int "SPI3 CLK Pin"
default 18
range 0 39
config ESP32S2_SPI3_MOSIPIN
int "SPI3 MOSI Pin"
default 23
range 0 39
config ESP32S2_SPI3_MISOPIN
int "SPI3 MISO Pin"
default 19
range 0 39
endif # ESP32S2_SPI3
endmenu # ESP32S2_SPI
menu "SPI Flash configuration"
menu "SPI Flash Configuration"
depends on ESP32S2_SPIFLASH
if ESP32S2_HAVE_OTA_PARTITION
@ -655,219 +440,9 @@ config ESP32S2_OTA_SCRATCH_DEVPATH
endif
comment "General storage MTD configuration"
endmenu # SPI Flash Configuration
config ESP32S2_STORAGE_MTD_OFFSET
hex "Storage MTD base address in SPI Flash"
default 0x180000 if !ESP32S2_HAVE_OTA_PARTITION
default 0x250000 if ESP32S2_HAVE_OTA_PARTITION
---help---
MTD base address in SPI Flash.
config ESP32S2_STORAGE_MTD_SIZE
hex "Storage MTD size in SPI Flash"
default 0x100000
---help---
MTD size in SPI Flash.
config ESP32S2_SPIFLASH_DEBUG
bool "Debug SPI Flash"
default n
depends on DEBUG_FS_INFO
---help---
Enable this option, read and write of SPI Flash
will show input arguments and result.
endmenu # SPI Flash configuration
menu "SPI RAM Config"
depends on ESP32S2_SPIRAM
choice ESP32S2_SPIRAM_TYPE
prompt "Type of SPI RAM chip in use"
default ESP32S2_SPIRAM_TYPE_AUTO
config ESP32S2_SPIRAM_TYPE_AUTO
bool "Auto-detect"
config ESP32S2_SPIRAM_TYPE_ESPPSRAM32
bool "ESP-PSRAM32 or IS25WP032"
config ESP32S2_SPIRAM_TYPE_ESPPSRAM64
bool "ESP-PSRAM64 or LY68L6400"
endchoice #ESP32S2_SPIRAM_TYPE
config ESP32S2_SPIRAM_SIZE
int
default -1 if ESP32S2_SPIRAM_TYPE_AUTO
default 4194304 if ESP32S2_SPIRAM_TYPE_ESPPSRAM32
default 8388608 if ESP32S2_SPIRAM_TYPE_ESPPSRAM64
default 0
choice ESP32S2_SPIRAM_SPEED
prompt "Set RAM clock speed"
default ESP32S2_SPIRAM_SPEED_40M
---help---
Select the speed for the SPI RAM chip.
config ESP32S2_SPIRAM_SPEED_40M
bool "40MHz clock speed"
config ESP32S2_SPIRAM_SPEED_80M
bool "80MHz clock speed"
endchoice # ESP32S2_SPIRAM_SPEED
config ESP32S2_SPIRAM_BOOT_INIT
bool "Initialize SPI RAM during startup"
depends on ESP32S2_SPIRAM
default "y"
---help---
If this is enabled, the SPI RAM will be enabled during initial
boot. Unless you have specific requirements, you'll want to leave
this enabled so memory allocated during boot-up can also be
placed in SPI RAM.
config ESP32S2_SPIRAM_IGNORE_NOTFOUND
bool "Ignore PSRAM when not found"
default "n"
depends on ESP32S2_SPIRAM_BOOT_INIT && !BOOT_SDRAM_DATA
---help---
Normally, if psram initialization is enabled during compile time
but not found at runtime, it is seen as an error making the CPU
panic. If this is enabled, booting will complete but no PSRAM
will be available.
config ESP32S2_SPIRAM_2T_MODE
bool "Enable SPI PSRAM 2T mode"
depends on ESP32S2_SPIRAM
default "n"
---help---
Enable this option to fix single bit errors inside 64Mbit PSRAM.
Some 64Mbit PSRAM chips have a hardware issue in the RAM which
causes bit errors at multiple fixed bit positions.
Note: If this option is enabled, the 64Mbit PSRAM chip will appear
to be 32Mbit in size.
Applications will not be affected unless the use the esp_himem
APIs, which are not supported in 2T mode.
config ESP32S2_SPIRAM_BANKSWITCH_ENABLE
bool "Enable bank switching for >4MiB external RAM"
default y
---help---
The ESP32S2 only supports 4MiB of external RAM in its address
space. The hardware does support larger memories, but these
have to be bank-switched in and out of this address space.
Enabling this allows you to reserve some MMU pages for this,
which allows the use of the esp_himem api to manage these
banks.
#Note that this is limited to 62 banks, as
#esp_spiram_writeback_cache needs some kind of mapping of
#some banks below that mark to work. We cannot at this
#moment guarantee this to exist when himem is enabled.
If spiram 2T mode is enabled, the size of 64Mbit psram will
be changed as 32Mbit, so himem will be unusable.
config SPIRAM_BANKSWITCH_RESERVE
int "Amount of 32K pages to reserve for bank switching"
depends on ESP32S2_SPIRAM_BANKSWITCH_ENABLE
default 8
range 1 62
---help---
Select the amount of banks reserved for bank switching. Note
that the amount of RAM allocatable with malloc will decrease
by 32K for each page reserved here.
Note that this reservation is only actually done if your
program actually uses the himem API. Without any himem
calls, the reservation is not done and the original amount
of memory will be available.
endmenu #SPI RAM Config
menu "Wi-Fi configuration"
depends on ESP32S2_WIRELESS
choice
prompt "ESP32-S2 Wi-Fi mode"
default ESP32S2_WIFI_STATION
config ESP32S2_WIFI_STATION
bool "Station mode"
config ESP32S2_WIFI_SOFTAP
bool "SoftAP mode"
config ESP32S2_WIFI_STATION_SOFTAP_COEXISTENCE
bool "Station + SoftAP coexistence"
endchoice # ESP32S2 Wi-Fi mode
config ESP32S2_WIFI_STATIC_RXBUF_NUM
int "Wi-Fi static RX buffer number"
default 10
config ESP32S2_WIFI_DYNAMIC_RXBUF_NUM
int "Wi-Fi dynamic RX buffer number"
default 32
config ESP32S2_WIFI_DYNAMIC_TXBUF_NUM
int "Wi-Fi dynamic TX buffer number"
default 32
config ESP32S2_WIFI_TX_AMPDU
bool "Wi-Fi TX AMPDU"
default y
config ESP32S2_WIFI_RX_AMPDU
bool "Wi-Fi RX AMPDU"
default y
config ESP32S2_WIFI_RXBA_AMPDU_WZ
int "Wi-Fi RX BA AMPDU windown size"
default 6
config ESP32S2_WLAN_PKTBUF_NUM
int "WLAN netcard packet buffer number per netcard"
default 16
config ESP32S2_WIFI_CONNECT_TIMEOUT
int "Connect timeout by second"
default 10
---help---
Max waiting time of connecting to AP.
config ESP32S2_WIFI_SCAN_RESULT_SIZE
int "Scan result buffer"
default 4096
---help---
Maximum scan result buffer size.
config ESP32S2_WIFI_SAVE_PARAM
bool "Save Wi-Fi Parameters"
default n
---help---
If you enable this option, Wi-Fi adapter parameters will be saved
into the file system instead of computing them each time.
These parameters mainly contains:
- SSID
- Password
- BSSID
- PMK(compute when connecting)
- Author mode
- MAC address
- Wi-Fi hardware configuration parameters
config ESP32S2_WIFI_FS_MOUNTPT
string "Wi-Fi parameters mount point"
default "/mnt/esp/wifi"
depends on ESP32S2_WIFI_SAVE_PARAM
---help---
Mount point of Wi-Fi storage file system.
endmenu # ESP32S2_WIRELESS
menu "Real-Time Timer"
menu "Real-Time Timer Configuration"
depends on ESP32S2_RT_TIMER
config ESP32S2_RT_TIMER_TASK_NAME
@ -882,10 +457,10 @@ config ESP32S2_RT_TIMER_TASK_STACK_SIZE
int "Timer task stack size"
default 2048
endmenu # Real-Time Timer
endmenu # Real-Time Timer Configuration
if ESP32S2_TIMER
menu "Timer/counter Configuration"
menu "Timer/Counter Configuration"
depends on ESP32S2_TIMER
config ESP32S2_ONESHOT
bool "One-shot wrapper"
@ -901,8 +476,7 @@ config ESP32S2_FREERUN
Enable a wrapper around the low level timer/counter functions to
support freerun timer.
endmenu # Timer/counter Configuration
endif # ESP32S2_TIMER
endmenu # Timer/Counter Configuration
config ESP32S2_HAVE_OTA_PARTITION
bool
@ -1001,13 +575,4 @@ source "arch/xtensa/src/esp32s2/Kconfig.security"
endmenu # Application Image Configuration
menu "AES accelerate"
depends on ESP32S2_AES_ACCELERATOR
config ESP32S2_AES_ACCELERATOR_TEST
bool "AES driver test"
default n
endmenu # ESP32S2_AES_ACCELERATOR
endif # ARCH_CHIP_ESP32S2

View File

@ -21,7 +21,6 @@ CONFIG_ARCH_XTENSA=y
CONFIG_BOARD_LOOPSPERMSEC=16717
CONFIG_BUILTIN=y
CONFIG_DEV_GPIO=y
CONFIG_ESP32S2_DATA_CACHE_0KB=y
CONFIG_ESP32S2_GPIO_IRQ=y
CONFIG_ESP32S2_UART0=y
CONFIG_EXAMPLES_GPIO=y

View File

@ -21,7 +21,6 @@ CONFIG_ARCH_XTENSA=y
CONFIG_BOARD_LOOPSPERMSEC=16717
CONFIG_BUILTIN=y
CONFIG_ESP32S2_APP_FORMAT_MCUBOOT=y
CONFIG_ESP32S2_DATA_CACHE_0KB=y
CONFIG_ESP32S2_SPIFLASH=y
CONFIG_ESP32S2_UART0=y
CONFIG_EXPERIMENTAL=y

View File

@ -20,7 +20,6 @@ CONFIG_ARCH_STACKDUMP=y
CONFIG_ARCH_XTENSA=y
CONFIG_BOARD_LOOPSPERMSEC=16717
CONFIG_BUILTIN=y
CONFIG_ESP32S2_DATA_CACHE_0KB=y
CONFIG_ESP32S2_UART0=y
CONFIG_FS_PROCFS=y
CONFIG_HAVE_CXX=y

View File

@ -20,7 +20,6 @@ CONFIG_ARCH_STACKDUMP=y
CONFIG_ARCH_XTENSA=y
CONFIG_BOARD_LOOPSPERMSEC=16717
CONFIG_BUILTIN=y
CONFIG_ESP32S2_DATA_CACHE_0KB=y
CONFIG_ESP32S2_ONESHOT=y
CONFIG_ESP32S2_TIMER0=y
CONFIG_ESP32S2_UART0=y

View File

@ -20,7 +20,6 @@ CONFIG_ARCH_STACKDUMP=y
CONFIG_ARCH_XTENSA=y
CONFIG_BOARD_LOOPSPERMSEC=16717
CONFIG_BUILTIN=y
CONFIG_ESP32S2_DATA_CACHE_0KB=y
CONFIG_ESP32S2_RNG=y
CONFIG_ESP32S2_UART0=y
CONFIG_EXAMPLES_RANDOM=y

View File

@ -20,7 +20,6 @@ CONFIG_ARCH_STACKDUMP=y
CONFIG_ARCH_XTENSA=y
CONFIG_BOARD_LOOPSPERMSEC=16717
CONFIG_BUILTIN=y
CONFIG_ESP32S2_DATA_CACHE_0KB=y
CONFIG_ESP32S2_TIMER0=y
CONFIG_ESP32S2_TIMER1=y
CONFIG_ESP32S2_TIMER2=y

View File

@ -22,7 +22,6 @@ CONFIG_BOARD_LOOPSPERMSEC=16717
CONFIG_BUILTIN=y
CONFIG_DEBUG_FULLOPT=y
CONFIG_DEBUG_SYMBOLS=y
CONFIG_ESP32S2_DATA_CACHE_0KB=y
CONFIG_ESP32S2_MWDT0=y
CONFIG_ESP32S2_MWDT1=y
CONFIG_ESP32S2_UART0=y