fix nxstyle
corrected comments in C89 style
This commit is contained in:
parent
041ef1d9ea
commit
0e67a79b94
@ -754,7 +754,7 @@
|
||||
#define CCM_CCGR_MU_A 20
|
||||
#define CCM_CCGR_MU_B 21
|
||||
#define CCM_CCGR_EDMA 22
|
||||
#define CCM_CCGR_DMA 22 //Note Added CTRL for compatiblity
|
||||
#define CCM_CCGR_DMA 22 /* Note Added CTRL for compatiblity */
|
||||
#define CCM_CCGR_EDMA_LPSR 23
|
||||
#define CCM_CCGR_ROMCP 24
|
||||
#define CCM_CCGR_OCRAM 25
|
||||
@ -770,10 +770,10 @@
|
||||
#define CCM_CCGR_IEE 35
|
||||
#define CCM_CCGR_KEY_MANAGER 36
|
||||
#define CCM_CCGR_PUF 36
|
||||
#define CCM_CCGR_OCOTP_CTRL 37 //Note Added CTRL for compatiblity
|
||||
#define CCM_CCGR_OCOTP_CTRL 37 /* Note Added CTRL for compatiblity */
|
||||
#define CCM_CCGR_SNVS_HP 38
|
||||
#define CCM_CCGR_SNVS 39
|
||||
#define CCM_CCGR_SNVS_LP 39 //Note Added CTRL for compatiblity
|
||||
#define CCM_CCGR_SNVS_LP 39 /* Note Added CTRL for compatiblity */
|
||||
#define CCM_CCGR_CAAM 40
|
||||
#define CCM_CCGR_JTAG_MUX 41
|
||||
#define CCM_CCGR_CSTRACE 42
|
||||
@ -796,7 +796,7 @@
|
||||
#define CCM_CCGR_ACMP2 59
|
||||
#define CCM_CCGR_ACMP3 60
|
||||
#define CCM_CCGR_ACMP4 61
|
||||
#define CCM_CCGR_PIT 62 // Renamed from PIT1 to PIT for compatibility
|
||||
#define CCM_CCGR_PIT 62 /* Renamed from PIT1 to PIT for compatibility */
|
||||
#define CCM_CCGR_PIT2 63
|
||||
#define CCM_CCGR_GPT1 64
|
||||
#define CCM_CCGR_GPT2 65
|
||||
|
@ -95,4 +95,4 @@
|
||||
|
||||
#define NRF52_TEMP_INTENCLR_DATARDY (1 << 0) /* Read: Enabled */
|
||||
|
||||
#endif // __ARCH_ARM_SRC_NRF52_HARDWARE_NRF52_TEMP_H
|
||||
#endif /* __ARCH_ARM_SRC_NRF52_HARDWARE_NRF52_TEMP_H */
|
||||
|
@ -171,4 +171,4 @@ void nrf52_ppi_grp_enable(uint8_t group, bool enable);
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif // __ARCH_ARM_SRC_NRF52_NRF52_PPI_H
|
||||
#endif /* __ARCH_ARM_SRC_NRF52_NRF52_PPI_H */
|
||||
|
@ -94,4 +94,4 @@
|
||||
|
||||
#define NRF53_TEMP_INTENCLR_DATARDY (1 << 0) /* Read: Enabled */
|
||||
|
||||
#endif // __ARCH_ARM_SRC_NRF53_HARDWARE_NRF53_TEMP_H
|
||||
#endif /* __ARCH_ARM_SRC_NRF53_HARDWARE_NRF53_TEMP_H */
|
||||
|
@ -81,4 +81,4 @@
|
||||
* Public Functions Prototypes
|
||||
****************************************************************************/
|
||||
|
||||
#endif // __ARCH_ARM_SRC_STR71X_STR71X_MAP_H
|
||||
#endif /* __ARCH_ARM_SRC_STR71X_STR71X_MAP_H */
|
||||
|
@ -943,4 +943,4 @@
|
||||
#define ADC_CC_CS_PIOSC (0x001) /* PIOSC */
|
||||
#define ADC_CC_CS_MOSC (0x002) /* MOSC */
|
||||
|
||||
#endif // __ARCH_ARM_SRC_TIVA_HARDWARE_TIVA_ADC_H
|
||||
#endif /* __ARCH_ARM_SRC_TIVA_HARDWARE_TIVA_ADC_H */
|
||||
|
@ -415,4 +415,4 @@
|
||||
|
||||
/* Flash Memory Protection Program Enable 0-15 (32-bit, bit-encoded) */
|
||||
|
||||
#endif // __ARCH_ARM_SRC_TIVA_HARDWARE_TM4C_TM4C_FLASH_H
|
||||
#endif /* __ARCH_ARM_SRC_TIVA_HARDWARE_TM4C_TM4C_FLASH_H */
|
||||
|
@ -109,7 +109,7 @@
|
||||
|
||||
#define DEFAULT_LISTEN_INTERVAL CONFIG_EXAMPLE_WIFI_LISTEN_INTERVAL
|
||||
|
||||
#define RTC_CLK_CAL_FRACT 19 //!< Number of fractional bits in values returned by rtc_clk_cal
|
||||
#define RTC_CLK_CAL_FRACT 19 /* Number of fractional bits in values returned by rtc_clk_cal */
|
||||
|
||||
#define ets_timer _ETSTIMER_
|
||||
|
||||
|
@ -18,8 +18,8 @@
|
||||
*
|
||||
****************************************************************************/
|
||||
|
||||
#ifndef __INCLUDE_NUTTX_TIMER_PL031_H
|
||||
#define __INCLUDE_NUTTX_TIMER_PL031_H
|
||||
#ifndef __INCLUDE_NUTTX_TIMERS_PL031_H
|
||||
#define __INCLUDE_NUTTX_TIMERS_PL031_H
|
||||
|
||||
/****************************************************************************
|
||||
* Public Function Prototypes
|
||||
@ -35,4 +35,4 @@
|
||||
|
||||
FAR struct rtc_lowerhalf_s *pl031_initialize(uintptr_t base, int irq);
|
||||
|
||||
#endif //__INCLUDE_NUTTX_TIMER_PL031_H
|
||||
#endif /* __INCLUDE_NUTTX_TIMERS_PL031_H */
|
||||
|
Loading…
Reference in New Issue
Block a user