sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

MPU: Add support for separated vs. unified MPU

Browse Source
This commit is contained in:
Gregory Nutt 2015-12-14 15:41:18 -06:00
parent dfec6a0dd0
commit 1169ff6dbd
2 changed files with 22 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
arch/arm/Kconfig
View File

@ -68,6 +68,7 @@ config ARCH_CHIP_KINETIS
bool "Freescale Kinetis" bool "Freescale Kinetis"
select ARCH_CORTEXM4 select ARCH_CORTEXM4
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
select ARCH_HAVE_FPU select ARCH_HAVE_FPU
select ARCH_HAVE_RAMFUNCS select ARCH_HAVE_RAMFUNCS
---help--- ---help---
@ -84,6 +85,7 @@ config ARCH_CHIP_LM
bool "TI/Luminary Stellaris" bool "TI/Luminary Stellaris"
select ARCH_HAVE_CMNVECTOR select ARCH_HAVE_CMNVECTOR
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
---help--- ---help---
TI/Luminary Stellaris LMS3 and LM4F architectures (ARM Cortex-M3/4) TI/Luminary Stellaris LMS3 and LM4F architectures (ARM Cortex-M3/4)
@ -91,6 +93,7 @@ config ARCH_CHIP_TIVA
bool "TI Tiva" bool "TI Tiva"
select ARCH_HAVE_CMNVECTOR select ARCH_HAVE_CMNVECTOR
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
select ARCH_HAVE_FPU select ARCH_HAVE_FPU
---help--- ---help---
TI Tiva TM4C architectures (ARM Cortex-M4) TI Tiva TM4C architectures (ARM Cortex-M4)
@ -107,6 +110,7 @@ config ARCH_CHIP_LPC17XX
select ARCH_CORTEXM3 select ARCH_CORTEXM3
select ARCH_HAVE_CMNVECTOR select ARCH_HAVE_CMNVECTOR
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
---help--- ---help---
NXP LPC17xx architectures (ARM Cortex-M3) NXP LPC17xx architectures (ARM Cortex-M3)
@ -137,6 +141,7 @@ config ARCH_CHIP_LPC43XX
select ARCH_HAVE_CMNVECTOR select ARCH_HAVE_CMNVECTOR
select ARMV7M_CMNVECTOR select ARMV7M_CMNVECTOR
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
select ARCH_HAVE_FPU select ARCH_HAVE_FPU
---help--- ---help---
NPX LPC43XX architectures (ARM Cortex-M4). NPX LPC43XX architectures (ARM Cortex-M4).
@ -178,6 +183,7 @@ config ARCH_CHIP_SAM34
bool "Atmel SAM3/SAM4" bool "Atmel SAM3/SAM4"
select ARCH_HAVE_CMNVECTOR select ARCH_HAVE_CMNVECTOR
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
select ARCH_HAVE_RAMFUNCS select ARCH_HAVE_RAMFUNCS
select ARMV7M_HAVE_STACKCHECK select ARMV7M_HAVE_STACKCHECK
---help--- ---help---
@ -189,6 +195,7 @@ config ARCH_CHIP_SAMV7
select ARMV7M_CMNVECTOR select ARMV7M_CMNVECTOR
select ARCH_CORTEXM7 select ARCH_CORTEXM7
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
select ARCH_HAVE_RAMFUNCS select ARCH_HAVE_RAMFUNCS
select ARCH_HAVE_TICKLESS select ARCH_HAVE_TICKLESS
select ARMV7M_HAVE_STACKCHECK select ARMV7M_HAVE_STACKCHECK
@ -199,6 +206,7 @@ config ARCH_CHIP_STM32
bool "STMicro STM32 F1/F2/F3/F4" bool "STMicro STM32 F1/F2/F3/F4"
select ARCH_HAVE_CMNVECTOR select ARCH_HAVE_CMNVECTOR
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
select ARCH_HAVE_I2CRESET select ARCH_HAVE_I2CRESET
select ARCH_HAVE_HEAPCHECK select ARCH_HAVE_HEAPCHECK
select ARMV7M_HAVE_STACKCHECK select ARMV7M_HAVE_STACKCHECK
@ -211,6 +219,7 @@ config ARCH_CHIP_STM32F7
select ARMV7M_CMNVECTOR select ARMV7M_CMNVECTOR
select ARCH_CORTEXM7 select ARCH_CORTEXM7
select ARCH_HAVE_MPU select ARCH_HAVE_MPU
select ARM_HAVE_MPU_UNIFIED
select ARCH_HAVE_I2CRESET select ARCH_HAVE_I2CRESET
select ARCH_HAVE_HEAPCHECK select ARCH_HAVE_HEAPCHECK
select ARMV7M_HAVE_STACKCHECK select ARMV7M_HAVE_STACKCHECK
@ -416,6 +425,10 @@ config ARCH_DPFPU
Enable toolchain support for double precision (64-bit) floating Enable toolchain support for double precision (64-bit) floating
point if both the toolchain and the hardware support it. point if both the toolchain and the hardware support it.
config ARM_HAVE_MPU_UNIFIED
bool
default n
config ARM_MPU config ARM_MPU
bool "MPU support" bool "MPU support"
default n default n

10
arch/arm/src/armv7-m/mpu.h
View File

@ -86,7 +86,15 @@
/* MPU Region Number Register Bit Definitions */ /* MPU Region Number Register Bit Definitions */
#define MPU_RNR_MASK (0xff) #ifdef CONFIG_ARM_MPU_NREGIONS <= 8
# define MPU_RNR_MASK (0x00000007)
#elif CONFIG_ARM_MPU_NREGIONS <= 16
# define MPU_RNR_MASK (0x0000000f)
#elif CONFIG_ARM_MPU_NREGIONS <= 32
# define MPU_RNR_MASK (0x0000001f)
#else
# error "FIXME: Unsupported number of MPU regions"
#endif
/* MPU Region Base Address Register Bit Definitions */ /* MPU Region Base Address Register Bit Definitions */