sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

arch/arm/src/max326xx/max32660/max32660_serial.c: Using wrong register to check interrupt status. Still problems; I think we are not getting FIFO interrupts.

Browse Source
This commit is contained in:
Gregory Nutt 2018-11-28 17:44:20 -06:00
parent 7fd62cb239
commit 1710b96388
1 changed files with 29 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

42
arch/arm/src/max326xx/max32660/max32660_serial.c
View File

@ -506,7 +506,9 @@ static int max326_interrupt(int irq, void *context, FAR void *arg)
{
struct uart_dev_s *dev = (struct uart_dev_s *)arg;
struct max326_dev_s *priv;
uint32_t regval;
uint32_t intfl;
uint32_t inten;
uint32_t stat;
bool handled;
int passes;
@ -522,17 +524,29 @@ static int max326_interrupt(int irq, void *context, FAR void *arg)
{
handled = false;
/* Read and clear FIFO interrupt status */
regval = max326_serialin(priv, MAX326_UART_STAT_OFFSET);
max326_serialout(priv, MAX326_UART_STAT_OFFSET,
regval & UART_INT_ALL);
/* Handle incoming, receive bytes.
* Check if the received FIFO is not empty.
/* Read pending interrupt flags, interrupt enables, and UART status
* registers.
*/
if ((regval & UART_INT_RX) != 0)
intfl = max326_serialin(priv, MAX326_UART_INTFL_OFFSET);
inten = max326_serialin(priv, MAX326_UART_INTEN_OFFSET);
stat = max326_serialin(priv, MAX326_UART_STAT_OFFSET);
/* Clear pending interrupt flags */
max326_serialout(priv, MAX326_UART_STAT_OFFSET,
intfl & UART_INT_ALL);
/* Handle incoming, receive bytes.
* Check if the Rx FIFO level interrupt is enabled and the Rx FIFO is
* not empty.
*/
#if 0
if ((intfl & UART_INT_RX) != 0) /* Should work too */
#else
if ((inten & UART_INT_RX) != 0 && (stat & UART_STAT_RXEMPTY) == 0)
#endif
{
/* Process incoming bytes */
@ -541,10 +555,11 @@ static int max326_interrupt(int irq, void *context, FAR void *arg)
}
/* Handle outgoing, transmit bytes.
* Check if the received FIFO is not full.
* Check if the Tx FIFO level interrupt is enabled and the Tx FIFO is
* not full.
*/
if ((regval & UART_INT_TX) != 0)
if ((inten & UART_INT_TX) != 0 && (stat & UART_STAT_TXFULL) == 0)
{
/* Process outgoing bytes */
@ -555,11 +570,12 @@ static int max326_interrupt(int irq, void *context, FAR void *arg)
#ifdef CONFIG_DEBUG_FEATURES
/* Check for RX error conditions */
if ((regval & UART_INT_RXERRORS) != 0)
if ((intfl & UART_INT_RXERRORS) != 0)
{
/* And now do... what? Should we reset FIFOs on a FIFO error? */
#warning Misssing logic
handled = true;
}
#endif
}