Add stubs for AVR32 IRQ controls

git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2988 42af7a65-404d-4744-a932-0658087f49c3
This commit is contained in:
patacongo 2010-10-09 22:02:25 +00:00
parent a9ee5a5cb6
commit 198db02acd
3 changed files with 181 additions and 10 deletions

View File

@ -2,7 +2,7 @@
* arch/arm/src/stm32/stm32_irq.c * arch/arm/src/stm32/stm32_irq.c
* arch/arm/src/chip/stm32_irq.c * arch/arm/src/chip/stm32_irq.c
* *
* Copyright (C) 2009 Gregory Nutt. All rights reserved. * Copyright (C) 2009-2010 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <spudmonkey@racsa.co.cr> * Author: Gregory Nutt <spudmonkey@racsa.co.cr>
* *
* Redistribution and use in source and binary forms, with or without * Redistribution and use in source and binary forms, with or without
@ -296,7 +296,7 @@ void up_irqinitialize(void)
putreg32((uint32_t)stm32_vectors, NVIC_VECTAB); putreg32((uint32_t)stm32_vectors, NVIC_VECTAB);
#endif #endif
/* Set all interrrupts (and exceptions) to the default priority */ /* Set all interrupts (and exceptions) to the default priority */
putreg32(DEFPRIORITY32, NVIC_SYSH4_7_PRIORITY); putreg32(DEFPRIORITY32, NVIC_SYSH4_7_PRIORITY);
putreg32(DEFPRIORITY32, NVIC_SYSH8_11_PRIORITY); putreg32(DEFPRIORITY32, NVIC_SYSH8_11_PRIORITY);

View File

@ -40,18 +40,19 @@ HEAD_ASRC = up_nommuhead.S
# Common AVR/AVR32 files # Common AVR/AVR32 files
CMN_ASRCS = CMN_ASRCS =
CMN_CSRCS = up_assert.c up_blocktask.c up_copystate.c up_createstack.c \ CMN_CSRCS = up_assert.c up_allocateheap.c up_blocktask.c up_copystate.c \
up_mdelay.c up_udelay.c up_exit.c up_idle.c up_initialize.c \ up_createstack.c up_mdelay.c up_udelay.c up_exit.c up_idle.c \
up_initialstate.c up_interruptcontext.c up_modifyreg8.c \ up_initialize.c up_initialstate.c up_interruptcontext.c \
up_modifyreg16.c up_modifyreg32.c up_releasepending.c \ up_modifyreg8.c up_modifyreg16.c up_modifyreg32.c \
up_releasestack.c up_reprioritizertr.c up_schedulesigaction.c \ up_releasepending.c up_releasestack.c up_reprioritizertr.c \
up_sigdeliver.c up_unblocktask.c up_usestack.c up_doirq.c up_schedulesigaction.c up_sigdeliver.c up_unblocktask.c \
up_usestack.c up_doirq.c
# Required AT91UC3 files # Required AT91UC3 files
CHIP_ASRCS = CHIP_ASRCS =
CHIP_CSRCS = at91uc3_clkinit.c at91uc3_lowconsole.c at91uc3_lowinit.c \ CHIP_CSRCS = at91uc3_clkinit.c at91uc3_irq.c at91uc3_lowconsole.c \
at91uc3_serial.c at91uc3_lowinit.c at91uc3_serial.c
# Configuration-dependent AT91UC3 files # Configuration-dependent AT91UC3 files

View File

@ -0,0 +1,170 @@
/****************************************************************************
* arch/avr/src/at91uc3_/at91uc3_irq.c
* arch/avr/src/chip/at91uc3_irq.c
*
* Copyright (C) 2010 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <spudmonkey@racsa.co.cr>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
****************************************************************************/
/****************************************************************************
* Included Files
****************************************************************************/
#include <nuttx/config.h>
#include <stdint.h>
#include <errno.h>
#include <debug.h>
#include <nuttx/irq.h>
#include <nuttx/arch.h>
#include <arch/irq.h>
#include "up_arch.h"
#include "os_internal.h"
#include "up_internal.h"
#include "at91uc3_internal.h"
/****************************************************************************
* Definitions
****************************************************************************/
/****************************************************************************
* Public Data
****************************************************************************/
uint32_t *current_regs;
/****************************************************************************
* Private Data
****************************************************************************/
/****************************************************************************
* Private Functions
****************************************************************************/
/****************************************************************************
* Public Functions
****************************************************************************/
/****************************************************************************
* Name: up_irqinitialize
****************************************************************************/
void up_irqinitialize(void)
{
/* Disable all interrupts */
#warning "Missing logic"
/* The standard location for the vector table is at the beginning of FLASH
* at address 0x0800:0000. If we are using the STMicro DFU bootloader, then
* the vector table will be offset to a different location in FLASH and we
* will need to set the EVBA vector location to this alternative location.
*/
#warning "Missing logic"
/* Set all interrupts (and exceptions) to the default priority */
#warning "Missing logic"
/* currents_regs is non-NULL only while processing an interrupt */
current_regs = NULL;
/* Attach the exception handlers */
#ifdef CONFIG_DEBUG
#warning "Missing logic"
#endif
/* And finally, enable interrupts */
#ifndef CONFIG_SUPPRESS_INTERRUPTS
irqrestore(0);
#endif
}
/****************************************************************************
* Name: up_disable_irq
*
* Description:
* Disable the IRQ specified by 'irq'
*
****************************************************************************/
void up_disable_irq(int irq)
{
#warning "Missing logic"
}
/****************************************************************************
* Name: up_enable_irq
*
* Description:
* Enable the IRQ specified by 'irq'
*
****************************************************************************/
void up_enable_irq(int irq)
{
#warning "Missing logic"
}
/****************************************************************************
* Name: up_maskack_irq
*
* Description:
* Mask the IRQ and acknowledge it
*
****************************************************************************/
void up_maskack_irq(int irq)
{
up_disable_irq(irq);
}
/****************************************************************************
* Name: up_prioritize_irq
*
* Description:
* Set the priority of an IRQ.
*
* Since this API is not supported on all architectures, it should be
* avoided in common implementations where possible.
*
****************************************************************************/
#ifdef CONFIG_ARCH_IRQPRIO
int up_prioritize_irq(int irq, int priority)
{
#warning "Missing logic"
return -ENOSYS;
}
#endif