sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

xtensa: #ifdef SYMBOL is always true if SYMBOL defined as 0

Browse Source
This commit is contained in:
Alan C. Assis 2021-05-21 18:32:28 -03:00 committed by Xiang Xiao
parent a2941532bd
commit 1a84314f5d
5 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/xtensa/include/irq.h
View File

@ -89,7 +89,7 @@
#define _REG_LOOPS_START (21)
#ifdef XCHAL_HAVE_LOOPS
#if XCHAL_HAVE_LOOPS != 0
# define REG_LBEG (_REG_LOOPS_START + 0)
# define REG_LEND (_REG_LOOPS_START + 1)
# define REG_LCOUNT (_REG_LOOPS_START + 2)

6
arch/xtensa/src/common/xtensa_context.S
View File

@ -138,7 +138,7 @@ _xtensa_context_save:
rsr a3, SAR
s32i a3, a2, (4 * REG_SAR)
#ifdef XCHAL_HAVE_LOOPS
#if XCHAL_HAVE_LOOPS != 0
rsr a3, LBEG
s32i a3, a2, (4 * REG_LBEG)
rsr a3, LEND
@ -344,7 +344,7 @@ _xtensa_save_hook:
rsr a3, SAR
s32i a3, a2, (4 * REG_SAR)
#ifdef XCHAL_HAVE_LOOPS
#if XCHAL_HAVE_LOOPS != 0
rsr a3, LBEG
s32i a3, a2, (4 * REG_LBEG)
rsr a3, LEND
@ -449,7 +449,7 @@ xtensa_context_save:
_xtensa_context_restore:
#ifdef XCHAL_HAVE_LOOPS
#if XCHAL_HAVE_LOOPS != 0
l32i a3, a2, (4 * REG_LBEG)
l32i a4, a2, (4 * REG_LEND)
wsr a3, LBEG

2
arch/xtensa/src/common/xtensa_dumpstate.c
View File

@ -140,7 +140,7 @@ static inline void xtensa_registerdump(void)
_alert(" SAR: %08lx CAUSE: %08lx VADDR: %08lx\n",
(unsigned long)regs[REG_SAR], (unsigned long)regs[REG_EXCCAUSE],
(unsigned long)regs[REG_EXCVADDR]);
#ifdef XCHAL_HAVE_LOOPS
#if XCHAL_HAVE_LOOPS != 0
_alert(" LBEG: %08lx LEND: %08lx LCNT: %08lx\n",
(unsigned long)regs[REG_LBEG], (unsigned long)regs[REG_LEND],
(unsigned long)regs[REG_LCOUNT]);

2
arch/xtensa/src/common/xtensa_user_handler.S
View File

@ -311,7 +311,7 @@ _xtensa_syscall_handler:
/* Save EPC */
#ifdef XCHAL_HAVE_LOOPS
#if XCHAL_HAVE_LOOPS != 0
/* Save A2 and A3 now to give us some registers to work with. A0, A2
* and A3 are now available. NOTE that A3 will get saved again in
* _xtensa_context_save().

2
arch/xtensa/src/esp32/esp32_user.c
View File

@ -293,7 +293,7 @@ static void advance_pc(uint32_t *regs, int diff)
/* Advance to the next instruction. */
nextpc = regs[REG_PC] + diff;
#ifdef XCHAL_HAVE_LOOPS
#if XCHAL_HAVE_LOOPS != 0
/* See Xtensa ISA 4.3.2.4 Loopback Semantics */
if (regs[REG_LCOUNT] != 0 && nextpc == regs[REG_LEND])