sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Clarification of new TODO list issue.

Browse Source
This commit is contained in:
Gregory Nutt 2019-01-21 09:29:08 -06:00
parent a5682a6335
commit 1b53b9eec1
2 changed files with 9 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
TODO
View File

@ -540,7 +540,7 @@ o SMP
interrupts are disabled. This adds a lot of complexity interrupts are disabled. This adds a lot of complexity
to the ARMV7-A critical section design. to the ARMV7-A critical section design.
Masayuki Ishakawa has suggested the use of the GICv2 ICCMPR Masayuki Ishikawa has suggested the use of the GICv2 ICCMPR
register to control SGI interrupts. This register (much like register to control SGI interrupts. This register (much like
the ARMv7-M BASEPRI register) can be used to mask interrupts the ARMv7-M BASEPRI register) can be used to mask interrupts
by interrupt priority. Since SGIs may be assigned priorities by interrupt priority. Since SGIs may be assigned priorities
@ -592,7 +592,7 @@ o SMP
- The CPU0 IDLE task is the only other task in the - The CPU0 IDLE task is the only other task in the
CPU0 ready-to-run list. CPU0 ready-to-run list.
CPU1 - Task B is running. CPU1 - Task B is running.
- Task C is blocked but remains in the ready-to-run - Task C is blocked but remains in the g_assignedtasks[]
list because of a CPU affinity selection. Task C list because of a CPU affinity selection. Task C
also holds the critical section which is temporarily also holds the critical section which is temporarily
relinquished because Task C is blocked by Task B. relinquished because Task C is blocked by Task B.
@ -609,6 +609,12 @@ o SMP
possibility. I believe it could only occur if CPU affinity possibility. I believe it could only occur if CPU affinity
is used (otherwise, tasks will pend must as when pre- is used (otherwise, tasks will pend must as when pre-
emption is disabled). emption is disabled).
A proper solution would probably involve re-designing how
CPU affinity is implemented. The CPU1 IDLE thread should
more appropriately run, but cannot because the Task C TCB
is in the g_assignedtasks[] list.
Status: Open Status: Open
Priority: Unknown. Might be high, but first we would need to confirm Priority: Unknown. Might be high, but first we would need to confirm
that this situation can occur and that is actually causes that this situation can occur and that is actually causes

2
arch/arm/src/tiva/cc13xx/cc13x0_rom.h
View File

@ -4,7 +4,7 @@
* Copyright (C) 2019 Gregory Nutt. All rights reserved. * Copyright (C) 2019 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org> * Author: Gregory Nutt <gnutt@nuttx.org>
* *
* This is a port of TI's rom.h file which has a fully compatible BSD license: * This is a port of TI's setup_rom.h file which has a fully compatible BSD license:
* *
* Copyright (c) 2015-2017, Texas Instruments Incorporated * Copyright (c) 2015-2017, Texas Instruments Incorporated
* All rights reserved. * All rights reserved.