sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

LPC43xx: Fill out some missing GPIO interrupt logic

Browse Source
This commit is contained in:
Gregory Nutt 2016-06-04 16:05:36 -06:00
parent 6b84637a5b
commit 1c4d0686c8
2 changed files with 50 additions and 31 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
arch/arm/src/lpc43xx/Kconfig
View File

@ -150,13 +150,6 @@ endchoice # LPC43XX Boot Configuration
menu "LPC43xx Peripheral Support"
config LPC43_GPIO_IRQ
bool "GPIO interrupt support"
default n
---help---
Enable support for GPIO interrupts
config LPC43_ADC0
bool "ADC0"
default n
@ -321,6 +314,12 @@ config LPC43_WWDT
endmenu # LPC43xx Peripheral Support
config LPC43_GPIO_IRQ
bool "GPIO interrupt support"
default n
---help---
Enable support for GPIO interrupts
if LPC43_ETHERNET
menu "Ethernet MAC configuration"

68
arch/arm/src/lpc43xx/lpc43_gpioint.c
View File

@ -181,6 +181,9 @@ int lpc43_gpioint_pinconfig(uint16_t gpiocfg)
unsigned int pinint = ((gpiocfg & GPIO_PININT_MASK) >> GPIO_PININT_SHIFT);
uint32_t bitmask = (1 << pinint);
uint32_t regval;
uint32_t isel;
uint32_t einr;
uint32_t einf;
DEBUGASSERT(port < NUM_GPIO_PORTS && pin < NUM_GPIO_PINS && GPIO_IS_PININT(gpiocfg));
@ -226,37 +229,54 @@ int lpc43_gpioint_pinconfig(uint16_t gpiocfg)
putreg32(regval, LPC43_GPIOINT_ISEL);
/* Configure the active high level or rising edge
/* Configure the active level or rising/falling edge
*
* TODO: this works for edge sensitive, but not level sensitive, active
* level is only controlled in IENF.
* ISEL
* 0 = Edge sensitive
* 1 = Level sensitive
* EINR 0-7:
* 0 = Disable rising edge or level interrupt.
* 1 = Enable rising edge or level interrupt.
* EINF 0-7:
* 0 = Disable falling edge interrupt or set active interrupt level
* LOW.
* 1 = Enable falling edge interrupt enabled or set active interrupt
* level HIGH
*/
regval = getreg32(LPC43_GPIOINT_IENR);
if (GPIO_IS_ACTIVE_HI(gpiocfg))
isel = getreg32(LPC43_GPIOINT_ISEL) & ~bitmask;
einr = getreg32(LPC43_GPIOINT_IENR) & ~bitmask;
einf = getreg32(LPC43_GPIOINT_IENF) & ~bitmask;
switch (gpiocfg & GPIO_INT_MASK)
{
regval |= bitmask;
}
else
{
regval &= ~bitmask;
case GPIO_INT_LEVEL_HI:
einf |= bitmask; /* Enable active level HI */
case GPIO_INT_LEVEL_LOW:
isel |= bitmask; /* Level sensitive */
einr |= bitmask; /* Enable level interrupt */
break;
case GPIO_INT_EDGE_RISING:
einr |= bitmask; /* Enable rising edge interrupt */
break;
case GPIO_INT_EDGE_BOTH:
einr |= bitmask; /* Enable rising edge interrupt */
case GPIO_INT_EDGE_FALLING:
einf |= bitmask; /* Enable falling edge interrupt */
break;
/* Default is edge sensitive but with both edges disabled. */
default:
break;
}
putreg32(regval, LPC43_GPIOINT_IENR);
putreg32(isel, LPC43_GPIOINT_ISEL);
putreg32(einr, LPC43_GPIOINT_IENR);
putreg32(einf, LPC43_GPIOINT_IENF);
/* Configure the active high low or falling edge */
regval = getreg32(LPC43_GPIOINT_IENF);
if (GPIO_IS_ACTIVE_LOW(gpiocfg))
{
regval |= bitmask;
}
else
{
regval &= ~bitmask;
}
putreg32(regval, LPC43_GPIOINT_IENF);
return OK;
}