risc-v/rv-virt: revise mstatus operations
- drop set of SUM as it is done in riscv_set_idleintctx() - fix the CLEAR_CSR() before setting MPP field Signed-off-by: Yanfeng Liu <yfliu2008@qq.com>
This commit is contained in:
parent
438439c1a6
commit
207efa047b
@ -191,10 +191,10 @@ void qemu_rv_start(int mhartid, const char *dtb)
|
||||
|
||||
CLEAR_CSR(mstatus, MSTATUS_TVM);
|
||||
|
||||
/* Set mstatus to S-mode and enable SUM */
|
||||
/* Set mstatus to S-mode */
|
||||
|
||||
CLEAR_CSR(mstatus, ~MSTATUS_MPP_MASK);
|
||||
SET_CSR(mstatus, MSTATUS_MPPS | SSTATUS_SUM);
|
||||
CLEAR_CSR(mstatus, MSTATUS_MPP_MASK);
|
||||
SET_CSR(mstatus, MSTATUS_MPPS);
|
||||
|
||||
/* Set the trap vector for S-mode */
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user