sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

stm32u5: fix EXTICR2,3,4 register offsets

Browse Source
This commit is contained in:
Mete Balci 2023-12-11 05:42:29 +01:00 committed by Mateusz Szafoni
parent 19baa56fb5
commit 2215278a53
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
arch/arm/src/stm32u5/hardware/stm32_exti.h
View File

@ -49,9 +49,9 @@
#define STM32_EXTI_SECCFGR2_OFFSET 0x0034 /* Security Configuration 2 */
#define STM32_EXTI_PRIVCFGR2_OFFSET 0x0038 /* Privilege Configuration 2 */
#define STM32_EXTI_EXTICR1_OFFSET 0x0060 /* External Interrupt Selection 1 */
#define STM32_EXTI_EXTICR2_OFFSET 0x0060 /* External Interrupt Selection 2 */
#define STM32_EXTI_EXTICR3_OFFSET 0x0060 /* External Interrupt Selection 3 */
#define STM32_EXTI_EXTICR4_OFFSET 0x0060 /* External Interrupt Selection 4 */
#define STM32_EXTI_EXTICR2_OFFSET 0x0064 /* External Interrupt Selection 2 */
#define STM32_EXTI_EXTICR3_OFFSET 0x0068 /* External Interrupt Selection 3 */
#define STM32_EXTI_EXTICR4_OFFSET 0x006C /* External Interrupt Selection 4 */
#define STM32_EXTI_LOCKR_OFFSET 0x0070 /* Lock */
#define STM32_EXTI_IMR1_OFFSET 0x0080 /* CPU Wakeup with Interrupt Mask 1 */
#define STM32_EXTI_EMR1_OFFSET 0x0084 /* CPU Wakeup with Event Mask 1 */