sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

tools:minidumpserver.py support xtensa

Browse Source 
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
This commit is contained in:
anjiahao 2022-04-19 11:03:19 +08:00 committed by Xiang Xiao
parent 2dbf826c19
commit 2b938ed8f8
1 changed files with 23 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
tools/minidumpserver.py
View File

@ -165,6 +165,28 @@ reg_table = {
"T6": 31, "T6": 31,
"PC": 32, "PC": 32,
}, },
"xtensa": {
"PC": 0,
"SAR": 68,
"PS": 73,
"SCOM": 29,
"A0": 21,
"A1": 22,
"A2": 23,
"A3": 24,
"A4": 25,
"A5": 26,
"A6": 27,
"A7": 28,
"A8": 29,
"A9": 30,
"A10": 31,
"A11": 32,
"A12": 33,
"A13": 34,
"A14": 35,
"A15": 36,
}
} }
@ -200,7 +222,7 @@ class dump_log_file:
logger.error("%s not supported" % (self.arch)) logger.error("%s not supported" % (self.arch))
# init register list # init register list
if len(self.registers) == 0: if len(self.registers) == 0:
for x in range(len(reg_table[self.arch])): for x in range(max(reg_table[self.arch].values()) + 1):
self.registers.append(b"x") self.registers.append(b"x")
# find register value # find register value