STM32 F7: Add logic to enable I-/D-Cache, ITCM and DTCM

This commit is contained in:
Gregory Nutt 2015-07-19 10:43:26 -06:00
parent be008484e7
commit 3150706ee4
3 changed files with 13 additions and 3 deletions

View File

@ -37,10 +37,22 @@ endchoice # STM32 F7 Chip Selection
config STM32F7_STM32F74XX
bool
default n
select ARCH_HAVE_FPU
select ARCH_HAVE_DPFPU # REVISIT
select ARMV7M_HAVE_ICACHE
select ARMV7M_HAVE_DCACHE
select ARMV7M_HAVE_ITCM
select ARMV7M_HAVE_DTCM
config STM32F7_STM32F75XX
bool
default n
select ARCH_HAVE_FPU
select ARCH_HAVE_DPFPU # REVISIT
select ARMV7M_HAVE_ICACHE
select ARMV7M_HAVE_DCACHE
select ARMV7M_HAVE_ITCM
select ARMV7M_HAVE_DTCM
choice
prompt "Embedded FLASH size"

View File

@ -59,6 +59,7 @@
#include <arch/serial.h>
#include "cache.h"
#include "up_arch.h"
#include "up_internal.h"

View File

@ -224,9 +224,6 @@ static inline void stm32_tcmenable(void)
ARM_DSB();
ARM_ISB();
/* Assure that GPNVM 7-8 settings are as expected */
#warning Missing logic
/* Enabled/disabled ITCM */
#ifdef CONFIG_ARMV7M_ITCM