SAMD20: Add I2C slave register definition header file
This commit is contained in:
Gregory Nutt
parent
0123c3d13e
commit
46ae018692
@ -1,5 +1,5 @@
|
||||
/********************************************************************************************
|
||||
* arch/arm/src/samd/chip/sam_usart.h
|
||||
* arch/arm/src/samd/chip/sam_i2c_master.h
|
||||
*
|
||||
* Copyright (C) 2014 Gregory Nutt. All rights reserved.
|
||||
* Author: Gregory Nutt <gnutt@nuttx.org>
|
||||
@ -37,8 +37,8 @@
|
||||
*
|
||||
********************************************************************************************/
|
||||
|
||||
#ifndef __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_H
|
||||
#define __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_H
|
||||
#ifndef __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_MASTER_H
|
||||
#define __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_MASTER_H
|
||||
|
||||
/********************************************************************************************
|
||||
* Included Files
|
||||
@ -114,7 +114,7 @@
|
||||
#define SAM_I2C4_CTRLA (SAM_SERCOM4_BASE+SAM_I2C_CTRLA_OFFSET)
|
||||
#define SAM_I2C4_CTRLB (SAM_SERCOM4_BASE+SAM_I2C_CTRLB_OFFSET)
|
||||
#define SAM_I2C4_BAUD (SAM_SERCOM4_BASE+SAM_I2C_BAUD_OFFSET)
|
||||
#define SAM_I2C4_DBGCTRL (SAM_SERCOM4_BASE+SAM_I2C_DBGCTRL_OFFSET)
|
||||
#define SAM_I2C4_DBGCTRL (SAM_SERCOM4_BASE+SAM_I2C_DBGCTRL_OFFSET)
|
||||
#define SAM_I2C4_INTENCLR (SAM_SERCOM4_BASE+SAM_I2C_INTENCLR_OFFSET)
|
||||
#define SAM_I2C4_INTENSET (SAM_SERCOM4_BASE+SAM_I2C_INTENSET_OFFSET)
|
||||
#define SAM_I2C4_INTFLAG (SAM_SERCOM4_BASE+SAM_I2C_INTFLAG_OFFSET)
|
||||
@ -125,7 +125,7 @@
|
||||
#define SAM_I2C5_CTRLA (SAM_SERCOM5_BASE+SAM_I2C_CTRLA_OFFSET)
|
||||
#define SAM_I2C5_CTRLB (SAM_SERCOM5_BASE+SAM_I2C_CTRLB_OFFSET)
|
||||
#define SAM_I2C5_BAUD (SAM_SERCOM5_BASE+SAM_I2C_BAUD_OFFSET)
|
||||
#define SAM_I2C5_DBGCTRL (SAM_SERCOM5_BASE+SAM_I2C_DBGCTRL_OFFSET)
|
||||
#define SAM_I2C5_DBGCTRL (SAM_SERCOM5_BASE+SAM_I2C_DBGCTRL_OFFSET)
|
||||
#define SAM_I2C5_INTENCLR (SAM_SERCOM5_BASE+SAM_I2C_INTENCLR_OFFSET)
|
||||
#define SAM_I2C5_INTENSET (SAM_SERCOM5_BASE+SAM_I2C_INTENSET_OFFSET)
|
||||
#define SAM_I2C5_INTFLAG (SAM_SERCOM5_BASE+SAM_I2C_INTFLAG_OFFSET)
|
||||
@ -158,7 +158,6 @@
|
||||
# define I2C_CTRLA_INACTOUT_55US (1 << I2C_CTRLA_INACTOUT_SHIFT) /* 5-6 SCL cycle time-out (50-60µs) */
|
||||
# define I2C_CTRLA_INACTOUT_105US (2 << I2C_CTRLA_INACTOUT_SHIFT) /* 10-11 SCL cycle time-out (100-110µs) */
|
||||
# define I2C_CTRLA_INACTOUT_205US (3 << I2C_CTRLA_INACTOUT_SHIFT) /* 20-21 SCL cycle time-out (200-210µs) */
|
||||
Value Name
|
||||
#define I2C_CTRLA_LOWTOUT (1 << 30) /* Bit 30: SCL Low Time-Out */
|
||||
|
||||
/* Control B register */
|
||||
@ -170,7 +169,7 @@ Value Name
|
||||
# define I2C_CTRLB_CMD_NOACTION (0 << I2C_CTRLB_CMD_SHIFT) /* No action */
|
||||
# define I2C_CTRLB_CMD_ACKREP (1 << I2C_CTRLB_CMD_SHIFT) /* ACK followed by repeated START */
|
||||
# define I2C_CTRLB_CMD_ACKREAD (2 << I2C_CTRLB_CMD_SHIFT) /* ACK followed by read operation */
|
||||
# define I2C_CTRLB_CMD_ACKSTOP (3 << I2C_CTRLB_CMD_SHIFT) /* ACK follwed by STOP */
|
||||
# define I2C_CTRLB_CMD_ACKSTOP (3 << I2C_CTRLB_CMD_SHIFT) /* ACK followed by STOP */
|
||||
#define I2C_CTRLB_ACKACT (1 << 18) /* Bit 18: Acknowledge Action */
|
||||
# define I2C_CTRLB_ACK (0) /* Send ACK */
|
||||
# define I2C_CTRLB_NCK I2C_CTRLB_ACKACT /* Send NACK */
|
||||
@ -192,8 +191,8 @@ Value Name
|
||||
* status clear registers.
|
||||
*/
|
||||
|
||||
#define I2C_INT_MB (1 << 0) /* Bit 0: Master on Bus Interrupt Enable */
|
||||
#define I2C_INT_SB (1 << 1) /* Bit 1: Slave on Bus Interrupt Enable */
|
||||
#define I2C_INT_MB (1 << 0) /* Bit 0: Master on bus interrupt */
|
||||
#define I2C_INT_SB (1 << 1) /* Bit 1: Slave on bus interrupt */
|
||||
|
||||
#define I2C_INT_ALL (0x03)
|
||||
|
||||
@ -232,4 +231,4 @@ Value Name
|
||||
* Public Functions
|
||||
********************************************************************************************/
|
||||
|
||||
#endif /* __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_H */
|
||||
#endif /* __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_MASTER_H */
|
||||
223
arch/arm/src/samd/chip/sam_i2c_slave.h
Normal file
223
arch/arm/src/samd/chip/sam_i2c_slave.h
Normal file
@ -0,0 +1,223 @@
|
||||
/********************************************************************************************
|
||||
* arch/arm/src/samd/chip/sam_i2c_slave.h
|
||||
*
|
||||
* Copyright (C) 2014 Gregory Nutt. All rights reserved.
|
||||
* Author: Gregory Nutt <gnutt@nuttx.org>
|
||||
*
|
||||
* References:
|
||||
* "Atmel SAM D20J / SAM D20G / SAM D20E ARM-Based Microcontroller
|
||||
* Datasheet", 42129J–SAM–12/2013
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
*
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in
|
||||
* the documentation and/or other materials provided with the
|
||||
* distribution.
|
||||
* 3. Neither the name NuttX nor the names of its contributors may be
|
||||
* used to endorse or promote products derived from this software
|
||||
* without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||||
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
||||
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
||||
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
||||
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
||||
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
||||
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
* POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
********************************************************************************************/
|
||||
|
||||
#ifndef __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_SLAVE_H
|
||||
#define __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_SLAVE_H
|
||||
|
||||
/********************************************************************************************
|
||||
* Included Files
|
||||
********************************************************************************************/
|
||||
|
||||
#include <nuttx/config.h>
|
||||
|
||||
#include "chip.h"
|
||||
#include "chip/sam_sercom.h"
|
||||
|
||||
/********************************************************************************************
|
||||
* Pre-processor Definitions
|
||||
********************************************************************************************/
|
||||
/* I2C register offsets *********************************************************************/
|
||||
|
||||
#define SAM_I2C_CTRLA_OFFSET 0x0000 /* Control A register */
|
||||
#define SAM_I2C_CTRLB_OFFSET 0x0004 /* Control B register */
|
||||
#define SAM_I2C_BAUD_OFFSET 0x000a /* Baud register */
|
||||
#define SAM_I2C_INTENCLR_OFFSET 0x000c /* Interrupt enable clear register */
|
||||
#define SAM_I2C_INTENSET_OFFSET 0x000d /* Interrupt enable set register */
|
||||
#define SAM_I2C_INTFLAG_OFFSET 0x000e /* Interrupt flag and status clear register */
|
||||
#define SAM_I2C_STATUS_OFFSET 0x0010 /* Status register */
|
||||
#define SAM_I2C_ADDR_OFFSET 0x0014 /* Address register */
|
||||
#define SAM_I2C_DATA_OFFSET 0x0018 /* Data register */
|
||||
|
||||
/* I2C register addresses *******************************************************************/
|
||||
|
||||
#define SAM_I2C0_CTRLA (SAM_SERCOM0_BASE+SAM_I2C_CTRLA_OFFSET)
|
||||
#define SAM_I2C0_CTRLB (SAM_SERCOM0_BASE+SAM_I2C_CTRLB_OFFSET)
|
||||
#define SAM_I2C0_BAUD (SAM_SERCOM0_BASE+SAM_I2C_BAUD_OFFSET)
|
||||
#define SAM_I2C0_INTENCLR (SAM_SERCOM0_BASE+SAM_I2C_INTENCLR_OFFSET)
|
||||
#define SAM_I2C0_INTENSET (SAM_SERCOM0_BASE+SAM_I2C_INTENSET_OFFSET)
|
||||
#define SAM_I2C0_INTFLAG (SAM_SERCOM0_BASE+SAM_I2C_INTFLAG_OFFSET)
|
||||
#define SAM_I2C0_STATUS (SAM_SERCOM0_BASE+SAM_I2C_STATUS_OFFSET)
|
||||
#define SAM_I2C0_ADDR (SAM_SERCOM0_BASE+SAM_I2C_ADDR_OFFSET)
|
||||
#define SAM_I2C0_DATA (SAM_SERCOM0_BASE+SAM_I2C_DATA_OFFSET)
|
||||
|
||||
#define SAM_I2C1_CTRLA (SAM_SERCOM1_BASE+SAM_I2C_CTRLA_OFFSET)
|
||||
#define SAM_I2C1_CTRLB (SAM_SERCOM1_BASE+SAM_I2C_CTRLB_OFFSET)
|
||||
#define SAM_I2C1_BAUD (SAM_SERCOM1_BASE+SAM_I2C_BAUD_OFFSET)
|
||||
#define SAM_I2C1_INTENCLR (SAM_SERCOM1_BASE+SAM_I2C_INTENCLR_OFFSET)
|
||||
#define SAM_I2C1_INTENSET (SAM_SERCOM1_BASE+SAM_I2C_INTENSET_OFFSET)
|
||||
#define SAM_I2C1_INTFLAG (SAM_SERCOM1_BASE+SAM_I2C_INTFLAG_OFFSET)
|
||||
#define SAM_I2C1_STATUS (SAM_SERCOM1_BASE+SAM_I2C_STATUS_OFFSET)
|
||||
#define SAM_I2C1_ADDR (SAM_SERCOM1_BASE+SAM_I2C_ADDR_OFFSET)
|
||||
#define SAM_I2C1_DATA (SAM_SERCOM1_BASE+SAM_I2C_DATA_OFFSET)
|
||||
|
||||
#define SAM_I2C2_CTRLA (SAM_SERCOM2_BASE+SAM_I2C_CTRLA_OFFSET)
|
||||
#define SAM_I2C2_CTRLB (SAM_SERCOM2_BASE+SAM_I2C_CTRLB_OFFSET)
|
||||
#define SAM_I2C2_BAUD (SAM_SERCOM2_BASE+SAM_I2C_BAUD_OFFSET)
|
||||
#define SAM_I2C2_INTENCLR (SAM_SERCOM2_BASE+SAM_I2C_INTENCLR_OFFSET)
|
||||
#define SAM_I2C2_INTENSET (SAM_SERCOM2_BASE+SAM_I2C_INTENSET_OFFSET)
|
||||
#define SAM_I2C2_INTFLAG (SAM_SERCOM2_BASE+SAM_I2C_INTFLAG_OFFSET)
|
||||
#define SAM_I2C2_STATUS (SAM_SERCOM2_BASE+SAM_I2C_STATUS_OFFSET)
|
||||
#define SAM_I2C2_ADDR (SAM_SERCOM2_BASE+SAM_I2C_ADDR_OFFSET)
|
||||
#define SAM_I2C2_DATA (SAM_SERCOM2_BASE+SAM_I2C_DATA_OFFSET)
|
||||
|
||||
#define SAM_I2C3_CTRLA (SAM_SERCOM3_BASE+SAM_I2C_CTRLA_OFFSET)
|
||||
#define SAM_I2C3_CTRLB (SAM_SERCOM3_BASE+SAM_I2C_CTRLB_OFFSET)
|
||||
#define SAM_I2C3_BAUD (SAM_SERCOM3_BASE+SAM_I2C_BAUD_OFFSET)
|
||||
#define SAM_I2C3_INTENCLR (SAM_SERCOM3_BASE+SAM_I2C_INTENCLR_OFFSET)
|
||||
#define SAM_I2C3_INTENSET (SAM_SERCOM3_BASE+SAM_I2C_INTENSET_OFFSET)
|
||||
#define SAM_I2C3_INTFLAG (SAM_SERCOM3_BASE+SAM_I2C_INTFLAG_OFFSET)
|
||||
#define SAM_I2C3_STATUS (SAM_SERCOM3_BASE+SAM_I2C_STATUS_OFFSET)
|
||||
#define SAM_I2C3_ADDR (SAM_SERCOM3_BASE+SAM_I2C_ADDR_OFFSET)
|
||||
#define SAM_I2C3_DATA (SAM_SERCOM3_BASE+SAM_I2C_DATA_OFFSET)
|
||||
|
||||
#define SAM_I2C4_CTRLA (SAM_SERCOM4_BASE+SAM_I2C_CTRLA_OFFSET)
|
||||
#define SAM_I2C4_CTRLB (SAM_SERCOM4_BASE+SAM_I2C_CTRLB_OFFSET)
|
||||
#define SAM_I2C4_BAUD (SAM_SERCOM4_BASE+SAM_I2C_BAUD_OFFSET)
|
||||
#define SAM_I2C4_INTENCLR (SAM_SERCOM4_BASE+SAM_I2C_INTENCLR_OFFSET)
|
||||
#define SAM_I2C4_INTENSET (SAM_SERCOM4_BASE+SAM_I2C_INTENSET_OFFSET)
|
||||
#define SAM_I2C4_INTFLAG (SAM_SERCOM4_BASE+SAM_I2C_INTFLAG_OFFSET)
|
||||
#define SAM_I2C4_STATUS (SAM_SERCOM4_BASE+SAM_I2C_STATUS_OFFSET)
|
||||
#define SAM_I2C4_ADDR (SAM_SERCOM4_BASE+SAM_I2C_ADDR_OFFSET)
|
||||
#define SAM_I2C4_DATA (SAM_SERCOM4_BASE+SAM_I2C_DATA_OFFSET)
|
||||
|
||||
#define SAM_I2C5_CTRLA (SAM_SERCOM5_BASE+SAM_I2C_CTRLA_OFFSET)
|
||||
#define SAM_I2C5_CTRLB (SAM_SERCOM5_BASE+SAM_I2C_CTRLB_OFFSET)
|
||||
#define SAM_I2C5_BAUD (SAM_SERCOM5_BASE+SAM_I2C_BAUD_OFFSET)
|
||||
#define SAM_I2C5_INTENCLR (SAM_SERCOM5_BASE+SAM_I2C_INTENCLR_OFFSET)
|
||||
#define SAM_I2C5_INTENSET (SAM_SERCOM5_BASE+SAM_I2C_INTENSET_OFFSET)
|
||||
#define SAM_I2C5_INTFLAG (SAM_SERCOM5_BASE+SAM_I2C_INTFLAG_OFFSET)
|
||||
#define SAM_I2C5_STATUS (SAM_SERCOM5_BASE+SAM_I2C_STATUS_OFFSET)
|
||||
#define SAM_I2C5_ADDR (SAM_SERCOM5_BASE+SAM_I2C_ADDR_OFFSET)
|
||||
#define SAM_I2C5_DATA (SAM_SERCOM5_BASE+SAM_I2C_DATA_OFFSET)
|
||||
|
||||
/* I2C register bit definitions *************************************************************/
|
||||
|
||||
/* Control A register */
|
||||
|
||||
#define I2C_CTRLA_SWRST (1 << 0) /* Bit 0: Software reset */
|
||||
#define I2C_CTRLA_ENABLE (1 << 1) /* Bit 1: Enable */
|
||||
#define I2C_CTRLA_MODE_SHIFT (2) /* Bits 2-4: Operating Mode */
|
||||
#define I2C_CTRLA_MODE_MASK (7 << I2C_CTRLA_MODE_SHIFT)
|
||||
# define I2C_CTRLA_MODE_SLAVE (4 << I2C_CTRLA_MODE_SHIFT) /* I2C slave mode */
|
||||
#define I2C_CTRLA_RUNSTDBY (1 << 7) /* Bit 7: Run in standby */
|
||||
#define I2C_CTRLA_PINOUT (1 << 16) /* Bit 16: Transmit data pinout */
|
||||
# define I2C_CTRLA_1WIRE (0) /* 4-wire operation disable */
|
||||
# define I2C_CTRLA_4WIRE I2C_CTRLA_PINOUT /* 4-wire operation enable */
|
||||
#define I2C_CTRLA_SDAHOLD_SHIFT (20) /* Bits 20-21: SDA Hold Time */
|
||||
#define I2C_CTRLA_SDAHOLD_MASK (3 << I2C_CTRLA_SDAHOLD_SHIFT)
|
||||
# define I2C_CTRLA_SDAHOLD_DIS (0 << I2C_CTRLA_SDAHOLD_SHIFT) /* Disabled */
|
||||
# define I2C_CTRLA_SDAHOLD_75NS (1 << I2C_CTRLA_SDAHOLD_SHIFT) /* 50-100ns hold time */
|
||||
# define I2C_CTRLA_SDAHOLD_450NS (2 << I2C_CTRLA_SDAHOLD_SHIFT) /* 300-600ns hold time */
|
||||
# define I2C_CTRLA_SDAHOLD_600NS (3 << I2C_CTRLA_SDAHOLD_SHIFT) /* 400-800ns hold time */
|
||||
#define I2C_CTRLA_LOWTOUT (1 << 30) /* Bit 30: SCL Low Time-Out */
|
||||
|
||||
/* Control B register */
|
||||
|
||||
#define I2C_CTRLB_SMEN (1 << 8) /* Bit 8: Smart Mode Enable */
|
||||
#define I2C_CRLB_AMODE_SHIFT (14) /* Bits 14-15: Address Mode */
|
||||
#define I2C_CRLB_AMODE_MASK (3 << I2C_CRLB_AMODE_SHIFT)
|
||||
# define I2C_CRLB_AMODE_MASK (0 << I2C_CRLB_AMODE_SHIFT) /* ADDRMASK used to mask ADDR */
|
||||
# define I2C_CRLB_AMODE_2ADDRS (1 << I2C_CRLB_AMODE_SHIFT) /* Slave 2 addresses: ADDR & ADDRMASK */
|
||||
# define I2C_CRLB_AMODE_RANGE (2 << I2C_CRLB_AMODE_SHIFT) /* Slave range of addresses: ADDRMASK-ADDR */
|
||||
#define I2C_CTRLB_CMD_SHIFT (16) /* Bits 16-17: Command */
|
||||
#define I2C_CTRLB_CMD_MASK (3 << I2C_CTRLB_CMD_SHIFT)
|
||||
# define I2C_CTRLB_CMD_NOACTION (0 << I2C_CTRLB_CMD_SHIFT) /* No action */
|
||||
# define I2C_CTRLB_CMD_WAITSTART (2 << I2C_CTRLB_CMD_SHIFT) /* ACK (write) wait for START */
|
||||
# define I2C_CTRLB_CMD_ACKREAD (3 << I2C_CTRLB_CMD_SHIFT) /* ACK with read (context dependent) */
|
||||
#define I2C_CTRLB_ACKACT (1 << 18) /* Bit 18: Acknowledge Action */
|
||||
# define I2C_CTRLB_ACK (0) /* Send ACK */
|
||||
# define I2C_CTRLB_NCK I2C_CTRLB_ACKACT /* Send NACK */
|
||||
|
||||
/* Baud register (16-bit baud value) */
|
||||
|
||||
#define I2C_BAUD_SHIFT (0) /* Bits 0-7: Master Baud Rate */
|
||||
#define I2C_BAUD_MASK (0xff << I2C_BAUD_SHIFT)
|
||||
# define I2C_BAUD(n) ((uint16)(n) << I2C_BAUD_SHIFT)
|
||||
#define I2C_BAUDLOW_SHIFT (8) /* Bits 8-15: Master Baud Rate Low */
|
||||
#define I2C_BAUDLOW_MASK (0xff << I2C_BAUDLOW_SHIFT)
|
||||
# define I2C_BAUDLOW(n) (uint16)(n) << I2C_BAUDLOW_SHIFT)
|
||||
|
||||
/* Interrupt enable clear, interrupt enable set, interrupt enable set, interrupt flag and
|
||||
* status clear registers.
|
||||
*/
|
||||
|
||||
#define I2C_INT_PREC (1 << 0) /* Bit 0: Stop received interrupt */
|
||||
#define I2C_INT_AMATCH (1 << 1) /* Bit 1: Address match interrupt */
|
||||
#define I2C_INT_DRDY (1 << 2) /* Bit 2: Data ready interrupt */
|
||||
|
||||
#define I2C_INT_ALL (0x07)
|
||||
|
||||
/* Status register */
|
||||
|
||||
#define I2C_STATUS_BUSERR (1 << 0) /* Bit 0: Bus Error */
|
||||
#define I2C_STATUS_COLL (1 << 1) /* Bit 1: Transmit Collision */
|
||||
#define I2C_STATUS_RXNACK (1 << 2) /* Bit 2: Received Not Acknowledge */
|
||||
#define I2C_STATUS_DIR (1 << 3) /* Bit 3: Read / Write Direction */
|
||||
#define I2C_STATUS_SR (1 << 4) /* Bit 4: Repeated Start */
|
||||
#define I2C_STATUS_LOWTOUT (1 << 6) /* Bit 6: SCL Low Time-Out */
|
||||
#define I2C_STATUS_CLKHOLD (1 << 7) /* Bit 7: Clock Hold */
|
||||
#define I2C_STATUS_SYNCBUSY (1 << 15) /* Bit 15: Synchronization busy */
|
||||
|
||||
/* Address register */
|
||||
|
||||
#define SPI_ADDR_GENCEN (1 << 0) /* Bit 0: General Call Address Enable */
|
||||
#define SPI_ADDR_SHIFT (0) /* Bits 1-7: Address */
|
||||
#define SPI_ADDR_MASK (0x7f << SPI_ADDR_SHIFT)
|
||||
# define SPI_ADDR(n) ((uint32_t)(n) << SPI_ADDR_SHIFT)
|
||||
#define SPI_ADDRMASK_SHIFT (16) /* Bits 17-23: Address Mask */
|
||||
#define SPI_ADDRMASK_MASK (0x7f << SPI_ADDRMASK_SHIFT)
|
||||
# define SPI_ADDRMASK(n) ((uint32_t)(n) << SPI_ADDRMASK_SHIFT)
|
||||
|
||||
/* Data register */
|
||||
|
||||
#define I2C_DATA_MASK (0xff) /* Bits 0-7: Data */
|
||||
|
||||
/********************************************************************************************
|
||||
* Public Types
|
||||
********************************************************************************************/
|
||||
|
||||
/********************************************************************************************
|
||||
* Public Data
|
||||
********************************************************************************************/
|
||||
|
||||
/********************************************************************************************
|
||||
* Public Functions
|
||||
********************************************************************************************/
|
||||
|
||||
#endif /* __ARCH_ARM_SRC_SAMD_CHIP_SAM_I2C_SLAVE_H */
|
||||
@ -209,7 +209,7 @@
|
||||
# define SPI_ADDR(n) ((uint32_t)(n) << SPI_ADDR_SHIFT)
|
||||
#define SPI_ADDRMASK_SHIFT (16) /* Bits 16-23: Address Mask */
|
||||
#define SPI_ADDRMASK_MASK (0xff << SPI_ADDRMASK_SHIFT)
|
||||
# define SPI_ADDRMASK(n) (uint32_t)(n) << SPI_ADDRMASK_SHIFT)
|
||||
# define SPI_ADDRMASK(n) ((uint32_t)(n) << SPI_ADDRMASK_SHIFT)
|
||||
|
||||
/* Data register */
|
||||
|
||||
|
||||
Loading…
Reference in New Issue
Block a user