sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Add NUC120 memory map

Browse Source 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5657 42af7a65-404d-4744-a932-0658087f49c3
This commit is contained in:
patacongo 2013-02-16 19:19:01 +00:00
parent 4f2287e5d7
commit 6f4e4f0913
1 changed files with 108 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

108
arch/arm/src/nuc1xx/chip/nuc_memorymap.h
View File

@ -0,0 +1,108 @@
/********************************************************************************************
* arch/arm/src/nuc1xx/chip/nuc_memorymap.h
*
* Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
********************************************************************************************/
#ifndef __ARCH_ARM_SRC_NUC1XX_CHIP_NUC_MEMORYMAP_H
#define __ARCH_ARM_SRC_NUC1XX_CHIP_NUC_MEMORYMAP_H
/********************************************************************************************
* Included Files
********************************************************************************************/
#include <nuttx/config.h>
#include "chip.h"
/********************************************************************************************
* Pre-processor Definitions
********************************************************************************************/
/* System Memory Map */
#define NUC_FLASH_BASE 0x00000000 /* -0x0001ffff: FLASH memory space (128KB) */
#define NUC_SRAM_BASE 0x20000000 /* -0x20003fff: SRAM memory space (16KB) */
#define NUC_APB1_BASE 0x40000000 /* -0x400fffff: APB1 controller space */
#define NUC_APB2_BASE 0x40100000 /* -0x401fffff: APB2 controller space */
#define NUC_AHB_BASE 0x50000000 /* -0x501fffff: AHB controller space */
#define NUC_EXTMEM_BASE 0x60000000 /* -0x6001ffff: External Memory space (128KB) */
#define NUC_SYSCON_BASE 0x60000000 /* -0x6001ffff: ARMv6-M system controller space
* See nvic.h */
/* AHB controller space */
#define NUC_GCR_BASE 0x50000000 /* -0x500001ff: System global control registers */
#define NUC_CLK_BASE 0x50000200 /* -0x500002ff: Clock control registers */
#define NUC_INT_BASE 0x50000300 /* -0x500003ff: Interrupt multiplexor control registers */
#define NUC_GPIO_BASE 0x50004000 /* -0x50007fff: GPIO control registers */
#define NUC_PDMA_BASE 0x50008000 /* -0x5000bfff: Peripheral DMA control registers */
#define NUC_FMC_BASE 0x5000c000 /* -0x5000ffff: Flash memory control registers */
#define NUC_EBI_BASE 0x50010000 /* -0x500103ff: External bus interface control registers */
/* APB1 controller space */
#define NUC_WDT_BASE 0x40004000 /* -0x40007fff: Watchdog timer control registers */
#define NUC_RTC_BASE 0x40008000 /* -0x4000bfff: Real time clock (RTc) control registers */
#define NUC_TMR01_BASE 0x40010000 /* -0x40013fff: Timer0/Timer0 control registers */
#define NUC_I2C0_BASE 0x40020000 /* -0x40023fff: I2C interface control registers */
#define NUC_SPI0_BASE 0x40030000 /* -0x40033fff: SPI0 master/slave control registers */
#define NUC_SPI1_BASE 0x40034000 /* -0x40037fff: SPI1 master/slave control registers */
#define NUC_PWMA_BASE 0x40040000 /* -0x40043fff: PWM0/1/2/3 control registers */
#define NUC_UART0_BASE 0x40050000 /* -0x40053fff: UART0 control registers */
#define NUC_USBD_BASE 0x40060000 /* -0x40063fff: USB 2.0 FS device controller registers */
#define NUC_ACMP_BASE 0x400d0000 /* -0x400d3fff: Analog comparator control registers */
#define NUC_ADC_BASE 0x400e0000 /* -0x400effff: Analog-digital-converter (ADC) control
* registers */
/* APB2 controller space */
#define NUC_PS2_BASE 0x40100000 /* -0x40103fff: PS/2 interface control registers */
#define NUC_TIMR23_BASE 0x40110000 /* -0x40113fff: Timer2/Timer3 control registers */
#define NUC_I2C1_BASE 0x40120000 /* -0x40123fff: I2C1 interface control registers */
#define NUC_SPI2_BASE 0x40130000 /* -0x40133fff: SPI2 master/slave control registers */
#define NUC_SPI3_BASE 0x40134000 /* -0x40137fff: SPI3 master/slave control registers */
#define NUC_PWMB_BASE 0x40140000 /* -0x40143fff: PWM4/5/6/7 control registers */
#define NUC_UART1_BASE 0x40150000 /* -0x40153fff: UART1 control registers */
#define NUC_UART2_BASE 0x40154000 /* -0x40157fff: UART2 control registers */
#define NUC_I2S_BASE 0x401a0000 /* -0x401a3fff: I2S interface control registers */
/********************************************************************************************
* Public Types
********************************************************************************************/
/********************************************************************************************
* Public Data
********************************************************************************************/
/********************************************************************************************
* Public Functions
********************************************************************************************/
#endif /* __ARCH_ARM_SRC_NUC1XX_CHIP_NUC_MEMORYMAP_H */