Mostly cosmetic clean-up of comments

This commit is contained in:
Gregory Nutt 2014-02-17 19:22:53 -06:00
parent 246b949610
commit 7bcf29c72a
8 changed files with 20 additions and 28 deletions

View File

@ -1,5 +1,5 @@
/**************************************************************************** /****************************************************************************
* arch/arm/src/stm32/kl_idle.c * arch/arm/src/kl/kl_idle.c
* *
* Copyright (C) 2013 Gregory Nutt. All rights reserved. * Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org> * Author: Gregory Nutt <gnutt@nuttx.org>

View File

@ -1,5 +1,5 @@
/**************************************************************************** /****************************************************************************
* arch/arm/src/stm32/kl_irq.c * arch/arm/src/kl/kl_irq.c
* *
* Copyright (C) 2013-2014 Gregory Nutt. All rights reserved. * Copyright (C) 2013-2014 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org> * Author: Gregory Nutt <gnutt@nuttx.org>

View File

@ -1,6 +1,5 @@
/**************************************************************************** /****************************************************************************
* arch/arm/src/stm32/kl_irqprio.c * arch/arm/src/kl/kl_irqprio.c
* arch/arm/src/chip/kl_irqprio.c
* *
* Copyright (C) 2013 Gregory Nutt. All rights reserved. * Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org> * Author: Gregory Nutt <gnutt@nuttx.org>

View File

@ -693,12 +693,10 @@ static int pwm_ioctl(FAR struct pwm_lowerhalf_s *dev, int cmd, unsigned long arg
* Initialize one timer for use with the upper_level PWM driver. * Initialize one timer for use with the upper_level PWM driver.
* *
* Input Parameters: * Input Parameters:
* timer - A number identifying the timer use. The number of valid timer * timer - A number identifying the timer use.
* IDs varies with the STM32 MCU and MCU family but is somewhere in
* the range of {1,..,14}.
* *
* Returned Value: * Returned Value:
* On success, a pointer to the STM32 lower half PWM driver is returned. * On success, a pointer to the KL lower half PWM driver is returned.
* NULL is returned on any failure. * NULL is returned on any failure.
* *
****************************************************************************/ ****************************************************************************/

View File

@ -77,13 +77,9 @@
* configuration settings: * configuration settings:
* *
* CONFIG_KL_TPMx_CHANNEL - Specifies the timer output channel {1,..,4} * CONFIG_KL_TPMx_CHANNEL - Specifies the timer output channel {1,..,4}
* PWM_TPMx_CHn - One of the values defined in chip/stm32*_pinmap.h. In the case * PWM_TPMx_CHn - One of the values defined in chip/kl*_pinmap.h. In the case
* where there are multiple pin selections, the correct setting must be provided * where there are multiple pin selections, the correct setting must be provided
* in the arch/board/board.h file. * in the arch/board/board.h file.
*
* NOTE: The STM32 timers are each capable of generating different signals on
* each of the four channels with different duty cycles. That capability is
* not supported by this driver: Only one output channel per timer.
*/ */
#ifdef CONFIG_KL_TPM0_PWM #ifdef CONFIG_KL_TPM0_PWM
@ -175,12 +171,10 @@ extern "C" {
* Initialize one timer for use with the upper_level PWM driver. * Initialize one timer for use with the upper_level PWM driver.
* *
* Input Parameters: * Input Parameters:
* timer - A number identifying the timer use. The number of valid timer * timer - A number identifying the timer use.
* IDs varies with the STM32 MCU and MCU family but is somewhere in
* the range of {1,..,14}.
* *
* Returned Value: * Returned Value:
* On success, a pointer to the STM32 lower half PWM driver is returned. * On success, a pointer to the KL lower half PWM driver is returned.
* NULL is returned on any failure. * NULL is returned on any failure.
* *
************************************************************************************/ ************************************************************************************/

View File

@ -75,6 +75,6 @@ ifeq ($(CONFIG_NUTTX_KERNEL),y)
CHIP_CSRCS += sam_userspace.c CHIP_CSRCS += sam_userspace.c
endif endif
ifeq ($(CONFIG_NUTTX_KERNEL),y) ifeq ($(CONFIG_ARCH_IRQPRIO),y)
CHIP_CSRCS += sam_irqprio.c CHIP_CSRCS += sam_irqprio.c
endif endif

View File

@ -1,6 +1,5 @@
/**************************************************************************** /****************************************************************************
* arch/arm/src/stm32/kl_irqprio.c * arch/arm/src/samd/sam_irqprio.c
* arch/arm/src/chip/kl_irqprio.c
* *
* Copyright (C) 2014 Gregory Nutt. All rights reserved. * Copyright (C) 2014 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org> * Author: Gregory Nutt <gnutt@nuttx.org>

View File

@ -351,17 +351,19 @@
#define BOARD_FLASH_WAITSTATES 1 #define BOARD_FLASH_WAITSTATES 1
/* SERCOM definitions ***************************************************************/ /* SERCOM definitions ***************************************************************/
/* SERCOM4 is available on connectors EXT1 and EXT3 /* SERCOM4 is available on connectors EXT1, EXT2, and EXT3
* *
* PIN EXT1 EXT3 GPIO Function * PIN EXT1 EXT2 EXT3 GPIO Function
* ---- ---- ------ ----------- * ---- ---- ---- ---- ------------------
* 13 PB09 PB13 SERCOM4 / USART RX * 13 PB09 PB13 PB11 SERCOM4 / USART RX
* 14 PB08 PB12 SERCOM4 / USART TX * 14 PB08 PB12 PB12 SERCOM4 / USART TX
* 19 19 GND * 19 GND GND GND N/A
* 20 20 VCC * 20 VCC VCC VCC N/A
* *
* If you have a TTL to RS-232 converter then this is the most convenient * If you have a TTL to RS-232 converter then this is the most convenient
* serial console to use. It is the default in all of these configurations. * serial console to use (because you don't lose the console device each time
* you lose the USB connection). It is the default in all of the SAMD20
* configurations.
*/ */
#define BOARD_SERCOM4_GCLKGEN GCLK_CLKCTRL_GEN0 #define BOARD_SERCOM4_GCLKGEN GCLK_CLKCTRL_GEN0