Squashed commit of the following:

arch/arm/src/max326xx/max32660/max32660_spim.c:  SPI0 master mode support is complete (sans DMA and completely untested).  configs/max32660-evsys/src:  Add framework for SPI support.

    arch/arm/src/max326xx/max32660/max32660_spim.c:  Fleshes out some of the data transfer logic.  More needs to be done.  Also removes leveraged DMA support.  It will be a long time (if ever) before DMA is supported.  No point in dragging all of that bogus logic around.
This commit is contained in:
Gregory Nutt 2018-11-30 12:48:46 -06:00
parent 26712ef060
commit 86a67fa3e8
7 changed files with 857 additions and 685 deletions

View File

@ -416,3 +416,19 @@ config MAX326XX_DMA
config MAX326XX_GPIOIRQ
bool "GPIO Interrupt Support"
default n
menu "SPI Master Configuration"
depends on MAX326XX_HAVE_SPIM
if MAX326XX_SPIM0
config MAX326XX_3WIRE
bool "SP0 3-pin mode"
default n
---help---
By default, 4-pin mode is supported(MISO, MOSI, SCK, SS). Selecting
this option enables 3-pin mode (MOSI, SCK, SS).
endif # MAX326XX_SPIM0
endmenu # SPI Master Configuration

View File

@ -47,6 +47,8 @@
* Pre-processor Definitions
************************************************************************************/
#define MAX326_SPI_FIFO_DEPTH 32
/* Register Offsets *****************************************************************/
#define MAX326_SPI_DATA_OFFSET 0x0000 /* SPI FIFO Data Register */
@ -147,7 +149,7 @@
#define SPI_DMA_TXFIFOLVL_SHIFT (0) /* Bits 0-4: TX FIFO Threshold Level */
#define SPI_DMA_TXFIFOLVL_MASK (0x1f << SPI_DMA_TXFIFOLVL_SHIFT)
# define SPI_DMA_TXFIFOLVL(n) ((uint32_t)(n) << SPI_DMA_TXFIFOLVL_SHIFT)
# define SPI_DMA_TXFIFOLVL(n) ((uint32_t)((n) & 0x1f) << SPI_DMA_TXFIFOLVL_SHIFT)
#define SPI_DMA_TXFIFOEN (1 << 6) /* Bit 6: TX FIFO Enabled */
#define SPI_DMA_TXFIFOCLR (1 << 7) /* Bit 7: Clear the TX FIFO */
#define SPI_DMA_TXFIFOCNT_SHIFT (8) /* Bits 8-13: Number of Bytes in the TX
@ -156,7 +158,7 @@
#define SPI_DMA_TXDMAEN (1 << 15) /* Bit 15: TX DMA Enable */
#define SPI_DMA_RXFIFOLVL_SHIFT (16) /* Bits 16-20: RX FIFO Threshold Level */
#define SPI_DMA_RXFIFOLVL_MASK (0x1f << SPI_DMA_RXFIFOLVL_SHIFT)
# define SPI_DMA_RXFIFOLVL(n) ((uint32_t)(n) << SPI_DMA_RXFIFOLVL_SHIFT)
# define SPI_DMA_RXFIFOLVL(n) ((uint32_t)((n) & 0x1f) << SPI_DMA_RXFIFOLVL_SHIFT)
#define SPI_DMA_RXFIFOEN (1 << 22) /* Bit 22: RX FIFO Enabled */
#define SPI_DMA_RXFIFOCLR (1 << 23) /* Bit 23: Clear the RX FIFO */
#define SPI_DMA_RXFIFOCNT_SHIFT (24) /* Bits 24-29: Number of Bytes in the RX

File diff suppressed because it is too large Load Diff

View File

@ -54,7 +54,7 @@ ifeq ($(CONFIG_ARCH_BUTTONS),y)
CSRCS += max326_button.c
endif
ifeq ($(CONFIG_MAX326XX_HAVE_I2CM),y)
ifeq ($(CONFIG_MAX326XX_HAVE_SPIM),y)
CSRCS += max326_spi.c
endif

View File

@ -83,4 +83,16 @@
int max326_bringup(void);
/************************************************************************************
* Name: max326_spidev_initialize
*
* Description:
* Called to configure SPI chip select GPIO pins for the MAX3660-EVSYS board.
*
************************************************************************************/
#ifdef CONFIG_MAX326XX_HAVE_SPIM
void max326_spidev_initialize(void);
#endif
#endif /* __CONFIG_NUCLEO_F303ZE_INCLUDE_BOARD_H */

View File

@ -69,6 +69,12 @@
void max326_board_initialize(void)
{
#ifdef CONFIG_MAX326XX_HAVE_SPIM
/* Configure SPI chip select pins */
max326_spidev_initialize();
#endif
#ifdef CONFIG_ARCH_LEDS
/* Configure on-board LEDs if LED support has been selected. */

View File

@ -0,0 +1,172 @@
/************************************************************************************
* configs/max32660-evsys/src/ma326_spi.c
*
* Copyright (C) 2018 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include <stdint.h>
#include <stdbool.h>
#include <errno.h>
#include <debug.h>
#include <nuttx/spi/spi.h>
#include <arch/board/board.h>
#include "up_arch.h"
#include "max326_spim.h"
#include "max32660-evsys.h"
#ifdef CONFIG_MAX326XX_HAVE_SPIM
/************************************************************************************
* Public Functions
************************************************************************************/
/************************************************************************************
* Name: max326_spidev_initialize
*
* Description:
* Called to configure SPI chip select GPIO pins for the MAX3660-EVSYS board.
*
************************************************************************************/
void max326_spidev_initialize(void)
{
#ifdef CONFIG_MAX326XX_SPIM0
#endif
#ifdef CONFIG_MAX326XX_SPIM1
#endif
}
/****************************************************************************
* Name: max326_spi0/1select and max326_spi0/1status
*
* Description:
* The external functions, max326_spi0/1select and max326_spi0/1status must be
* provided by board-specific logic. They are implementations of the select
* and status methods of the SPI interface defined by struct spi_ops_s (see
* include/nuttx/spi/spi.h). All other methods (including max326_spibus_initialize())
* are provided by common STM32 logic. To use this common SPI logic on your
* board:
*
* 1. Provide logic in max326_boardinitialize() to configure SPI chip select
* pins.
* 2. Provide max326_spi0/1select() and max326_spi0/1status() functions in your
* board-specific logic. These functions will perform chip selection and
* status operations using GPIOs in the way your board is configured.
* 3. Add a calls to max326_spibus_initialize() in your low level application
* initialization logic
* 4. The handle returned by max326_spibus_initialize() may then be used to bind the
* SPI driver to higher level logic (e.g., calling
* mmcsd_spislotinitialize(), for example, will bind the SPI driver to
* the SPI MMC/SD driver).
*
****************************************************************************/
#ifdef CONFIG_MAX326XX_SPIM0
void max326_spi0select(FAR struct spi_dev_s *dev, uint32_t devid, bool selected)
{
spiinfo("devid: %d CS: %s\n", (int)devid, selected ? "assert" : "de-assert");
}
uint8_t max326_spi0status(FAR struct spi_dev_s *dev, uint32_t devid)
{
return 0;
}
#endif
#ifdef CONFIG_MAX326XX_SPIM1
void max326_spi1select(FAR struct spi_dev_s *dev, uint32_t devid, bool selected)
{
spiinfo("devid: %d CS: %s\n", (int)devid, selected ? "assert" : "de-assert");
}
uint8_t max326_spi1status(FAR struct spi_dev_s *dev, uint32_t devid)
{
return 0;
}
#endif
/****************************************************************************
* Name: max326_spi0/1cmddata
*
* Description:
* Set or clear the SH1101A A0 or SD1306 D/C n bit to select data (true)
* or command (false). This function must be provided by platform-specific
* logic. This is an implementation of the cmddata method of the SPI
* interface defined by struct spi_ops_s (see include/nuttx/spi/spi.h).
*
* Input Parameters:
*
* spi - SPI device that controls the bus the device that requires the CMD/
* DATA selection.
* devid - If there are multiple devices on the bus, this selects which one
* to select cmd or data. NOTE: This design restricts, for example,
* one one SPI display per SPI bus.
* cmd - true: select command; false: select data
*
* Returned Value:
* None
*
****************************************************************************/
#ifdef CONFIG_SPI_CMDDATA
#ifdef CONFIG_MAX326XX_SPIM0
int max326_spi0cmddata(FAR struct spi_dev_s *dev, uint32_t devid, bool cmd)
{
return -ENODEV;
}
#endif
#ifdef CONFIG_MAX326XX_SPIM1
int max326_spi1cmddata(FAR struct spi_dev_s *dev, uint32_t devid, bool cmd)
{
return -ENODEV;
}
#endif
#ifdef CONFIG_STM32_SPI3
int max326_spi3cmddata(FAR struct spi_dev_s *dev, uint32_t devid, bool cmd)
{
return -ENODEV;
}
#endif
#endif /* CONFIG_SPI_CMDDATA */
#endif /* CONFIG_MAX326XX_HAVE_SPIM */