Updated README files
This commit is contained in:
parent
3985dc9120
commit
86ebe4725b
@ -2389,6 +2389,11 @@ Tickless OS
|
|||||||
CONFIG_SAMA5_TICKLESS_FREERUN=1 : Selects TC0 channel 1 for the free-
|
CONFIG_SAMA5_TICKLESS_FREERUN=1 : Selects TC0 channel 1 for the free-
|
||||||
: running timer
|
: running timer
|
||||||
|
|
||||||
|
NOTE: In most cases, the slow clock will be used as the timer/counter
|
||||||
|
input. You should enable the 32.768KHz crystal for the slow clock by
|
||||||
|
calling sam_sckc_enable(). Otherwise, you will be doing all system
|
||||||
|
timing using the RC clock!
|
||||||
|
|
||||||
SAMA5 Timer Usage
|
SAMA5 Timer Usage
|
||||||
-----------------
|
-----------------
|
||||||
This current implementation uses two timers: A one-shot timer to
|
This current implementation uses two timers: A one-shot timer to
|
||||||
|
@ -2705,6 +2705,11 @@ Tickless OS
|
|||||||
CONFIG_SAMA5_TICKLESS_FREERUN=1 : Selects TC0 channel 1 for the free-
|
CONFIG_SAMA5_TICKLESS_FREERUN=1 : Selects TC0 channel 1 for the free-
|
||||||
: running timer
|
: running timer
|
||||||
|
|
||||||
|
NOTE: In most cases, the slow clock will be used as the timer/counter
|
||||||
|
input. You should enable the 32.768KHz crystal for the slow clock by
|
||||||
|
calling sam_sckc_enable(). Otherwise, you will be doing all system
|
||||||
|
timing using the RC clock!
|
||||||
|
|
||||||
SAMA5 Timer Usage
|
SAMA5 Timer Usage
|
||||||
-----------------
|
-----------------
|
||||||
This current implementation uses two timers: A one-shot timer to
|
This current implementation uses two timers: A one-shot timer to
|
||||||
|
@ -3169,6 +3169,11 @@ Tickless OS
|
|||||||
CONFIG_SAMA5_TICKLESS_FREERUN=1 : Selects TC0 channel 1 for the free-
|
CONFIG_SAMA5_TICKLESS_FREERUN=1 : Selects TC0 channel 1 for the free-
|
||||||
: running timer
|
: running timer
|
||||||
|
|
||||||
|
NOTE: In most cases, the slow clock will be used as the timer/counter
|
||||||
|
input. You should enable the 32.768KHz crystal for the slow clock by
|
||||||
|
calling sam_sckc_enable(). Otherwise, you will be doing all system
|
||||||
|
timing using the RC clock!
|
||||||
|
|
||||||
SAMA5 Timer Usage
|
SAMA5 Timer Usage
|
||||||
-----------------
|
-----------------
|
||||||
This current implementation uses two timers: A one-shot timer to
|
This current implementation uses two timers: A one-shot timer to
|
||||||
|
Loading…
Reference in New Issue
Block a user