sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

arch/risc-v: Use fs status definition from csr.h

Browse Source 
Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
This commit is contained in:
Huang Qi 2022-04-15 18:06:00 +08:00 committed by Xiang Xiao
parent 09b3fb25ab
commit a94c865791
1 changed files with 8 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
arch/risc-v/src/common/riscv_fpu.S
View File

@ -25,21 +25,12 @@
#include <nuttx/config.h> #include <nuttx/config.h>
#include <arch/arch.h> #include <arch/arch.h>
#include <arch/csr.h>
#include <arch/irq.h> #include <arch/irq.h>
#include <arch/mode.h> #include <arch/mode.h>
#ifdef CONFIG_ARCH_FPU #ifdef CONFIG_ARCH_FPU
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
#define FS_MASK 0x6000
#define FS_OFF 0x0000
#define FS_INITIAL 0x2000
#define FS_CLEAN 0x4000
#define FS_DIRTY 0x6000
/************************************************************************************ /************************************************************************************
* Public Symbols * Public Symbols
************************************************************************************/ ************************************************************************************/
@ -74,7 +65,7 @@
.type riscv_fpuconfig, function .type riscv_fpuconfig, function
riscv_fpuconfig: riscv_fpuconfig:
li a0, FS_INITIAL li a0, MSTATUS_FS_INIT
csrs CSR_STATUS, a0 csrs CSR_STATUS, a0
csrwi fcsr, 0 csrwi fcsr, 0
ret ret
@ -102,13 +93,13 @@ riscv_fpuconfig:
riscv_savefpu: riscv_savefpu:
REGLOAD t0, REG_INT_CTX(a0) REGLOAD t0, REG_INT_CTX(a0)
li t1, FS_MASK li t1, MSTATUS_FS
and t2, t0, t1 and t2, t0, t1
li t1, FS_DIRTY li t1, MSTATUS_FS_DIRTY
bne t2, t1, 1f bne t2, t1, 1f
li t1, ~FS_MASK li t1, ~MSTATUS_FS
and t0, t0, t1 and t0, t0, t1
li t1, FS_CLEAN li t1, MSTATUS_FS_CLEAN
or t0, t0, t1 or t0, t0, t1
REGSTORE t0, REG_INT_CTX(a0) REGSTORE t0, REG_INT_CTX(a0)
@ -177,9 +168,9 @@ riscv_savefpu:
riscv_restorefpu: riscv_restorefpu:
REGLOAD t0, REG_INT_CTX(a0) REGLOAD t0, REG_INT_CTX(a0)
li t1, FS_MASK li t1, MSTATUS_FS
and t2, t0, t1 and t2, t0, t1
li t1, FS_INITIAL li t1, MSTATUS_FS_INIT
ble t2, t1, 1f ble t2, t1, 1f
/* Load all floating point registers */ /* Load all floating point registers */