Add XTI support
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2645 42af7a65-404d-4744-a932-0658087f49c3
This commit is contained in:
patacongo
parent
fd83a8bdc5
commit
aa10313fce
@ -1104,4 +1104,8 @@
|
||||
* configs/olimex-str7p11/nettest - examples/nettest configuration using
|
||||
the ENC28J60 driver on the Olimex STMicro STR-P711.
|
||||
(unverified on original check-in)
|
||||
* configs/olimex-str7p11/src/up_enc28j60.c - Add ENC28J60 initialization
|
||||
logic.
|
||||
* arch/arm/src/str7x/str7x_xti.c - Add basic XTI support (external
|
||||
interrupts).
|
||||
|
||||
|
||||
@ -8,7 +8,7 @@
|
||||
<tr align="center" bgcolor="#e4e4e4">
|
||||
<td>
|
||||
<h1><big><font color="#3c34ec"><i>NuttX RTOS</i></font></big></h1>
|
||||
<p>Last Updated: May 1, 2010</p>
|
||||
<p>Last Updated: May 2, 2010</p>
|
||||
</td>
|
||||
</tr>
|
||||
</table>
|
||||
@ -1686,6 +1686,10 @@ nuttx-5.5 2010-xx-xx Gregory Nutt <spudmonkey@racsa.co.cr>
|
||||
* configs/olimex-str7p11/nettest - examples/nettest configuration using
|
||||
the ENC28J60 driver on the Olimex STMicro STR-P711.
|
||||
(unverified on original check-in)
|
||||
* configs/olimex-str7p11/src/up_enc28j60.c - Add ENC28J60 initialization
|
||||
logic.
|
||||
* arch/arm/src/str7x/str7x_xti.c - Add basic XTI support (external
|
||||
interrupts).
|
||||
|
||||
pascal-2.1 2010-xx-xx Gregory Nutt <spudmonkey@racsa.co.cr>
|
||||
|
||||
|
||||
@ -1,7 +1,7 @@
|
||||
/************************************************************************************
|
||||
* arch/arm/include/str71x/irq.h
|
||||
*
|
||||
* Copyright (C) 2008-2009 Gregory Nutt. All rights reserved.
|
||||
* Copyright (C) 2008-2010 Gregory Nutt. All rights reserved.
|
||||
* Author: Gregory Nutt <spudmonkey@racsa.co.cr>
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
@ -52,36 +52,68 @@
|
||||
|
||||
/* IRQ channels */
|
||||
|
||||
#define STR71X_IRQ_T0TIMI (0)
|
||||
#define STR71X_IRQ_FLASH (1)
|
||||
#define STR71X_IRQ_RCCU (2)
|
||||
#define STR71X_IRQ_RTC (3)
|
||||
#define STR71X_IRQ_WDG (4)
|
||||
#define STR71X_IRQ_XTI (5)
|
||||
#define STR71X_IRQ_USBHP (6)
|
||||
#define STR71X_IRQ_I2C0ITERR (7)
|
||||
#define STR71X_IRQ_I2C1ITERR (8)
|
||||
#define STR71X_IRQ_UART0 (9)
|
||||
#define STR71X_IRQ_UART1 (10)
|
||||
#define STR71X_IRQ_UART2 (11)
|
||||
#define STR71X_IRQ_UART3 (12)
|
||||
#define STR71X_IRQ_SPI0 (13)
|
||||
#define STR71X_IRQ_SPI1 (14)
|
||||
#define STR71X_IRQ_I2C0 (15)
|
||||
#define STR71X_IRQ_I2C1 (16)
|
||||
#define STR71X_IRQ_CAN (17)
|
||||
#define STR71X_IRQ_ADC (18)
|
||||
#define STR71X_IRQ_T1TIMI (19)
|
||||
#define STR71X_IRQ_T2TIMI (20)
|
||||
#define STR71X_IRQ_T3TIMI (21)
|
||||
#define STR71X_IRQ_HDLC (25)
|
||||
#define STR71X_IRQ_USBLP (26)
|
||||
#define STR71X_IRQ_T0TOI (29)
|
||||
#define STR71X_IRQ_T0OC1 (30)
|
||||
#define STR71X_IRQ_T0OC2 (31)
|
||||
#define STR71X_IRQ_T0TIMI (0) /* IRQ 0: T0.EFTI Timer 0 global interrupt */
|
||||
#define STR71X_IRQ_FLASH (1) /* IRQ 1: FLASH FLASH global interrupt */
|
||||
#define STR71X_IRQ_RCCU (2) /* IRQ 2: PRCCU PRCCU global interrupt */
|
||||
#define STR71X_IRQ_RTC (3) /* IRQ 3: RTC Real Time Clock global interrupt */
|
||||
#define STR71X_IRQ_WDG (4) /* IRQ 4: WDG.IRQ Watchdog timer interrupt */
|
||||
#define STR71X_IRQ_XTI (5) /* IRQ 5: XTI.IRQ XTI external interrupt */
|
||||
#define STR71X_IRQ_USBHP (6) /* IRQ 6: USB.HPIRQ USB high priority event interrupt */
|
||||
#define STR71X_IRQ_I2C0ITERR (7) /* IRQ 7: I2C0.ITERR I2C 0 error interrupt */
|
||||
#define STR71X_IRQ_I2C1ITERR (8) /* IRQ 8: I2C1.ITERR I2C 1 error interrupt */
|
||||
#define STR71X_IRQ_UART0 (9) /* IRQ 9: UART0.IRQ UART 0 global interrupt */
|
||||
#define STR71X_IRQ_UART1 (10) /* IRQ 10: UART1.IRQ UART 1 global interrupt */
|
||||
#define STR71X_IRQ_UART2 (11) /* IRQ 11: UART2.IRQ UART 2 global interrupt */
|
||||
#define STR71X_IRQ_UART3 (12) /* IRQ 12: UART3.IRQ UART 3 global interrupt */
|
||||
#define STR71X_IRQ_SPI0 (13) /* IRQ 13: BSPI0.IRQ BSPI 0 global interrupt */
|
||||
#define STR71X_IRQ_SPI1 (14) /* IRQ 14: BSPI1.IRQ BSPI 1 global interrupt */
|
||||
#define STR71X_IRQ_I2C0 (15) /* IRQ 15: I2C0.IRQ I2C 0 tx/rx interrupt */
|
||||
#define STR71X_IRQ_I2C1 (16) /* IRQ 16: I2C1.IRQ I2C 1 tx/rx interrupt */
|
||||
#define STR71X_IRQ_CAN (17) /* IRQ 17: CAN.IRQ CAN module global interrupt */
|
||||
#define STR71X_IRQ_ADC (18) /* IRQ 18: ADC.IRQ ADC sample ready interrupt */
|
||||
#define STR71X_IRQ_T1TIMI (19) /* IRQ 19: T1.GI Timer 1 global interrupt */
|
||||
#define STR71X_IRQ_T2TIMI (20) /* IRQ 20: T2.GI Timer 2 global interrupt */
|
||||
#define STR71X_IRQ_T3TIMI (21) /* IRQ 21: T3.GI Timer 3 global interrupt */
|
||||
/* IRQ 22-24: Reserved */
|
||||
#define STR71X_IRQ_HDLC (25) /* IRQ 25: HDLC.IRQ HDLC global interrupt */
|
||||
#define STR71X_IRQ_USBLP (26) /* IRQ 26: USB.LPIRQ USB low priority event interrupt */
|
||||
/* IRQ 27-28: Reserved */
|
||||
#define STR71X_IRQ_T0TOI (29) /* IRQ 29: T0.TOI Timer 0 Overflow interrupt */
|
||||
#define STR71X_IRQ_T0OC1 (30) /* IRQ 30: T0.OCMPA Timer 0 Output Compare A interrupt */
|
||||
#define STR71X_IRQ_T0OC2 (31) /* IRQ 31: T0.OCMPB Timer 0 Output Compare B interrupt */
|
||||
|
||||
#define STR71X_NBASEIRQS (32)
|
||||
|
||||
#ifdef CONFIG_STR71X_XTI
|
||||
# define STR71X_IRQ_FIRSTXTI (32)
|
||||
# define STR71X_IRQ_SW (32) /* Line 0: SW interrupt - no HW connection */
|
||||
# define STR71X_IRQ_USBWKUP (33) /* Line 1: USB wake-up event: generated while exiting
|
||||
* from suspend mode */
|
||||
# define STR71X_IRQ_PORT2p8 (34) /* Line 2: Port 2.8 - External Interrupt */
|
||||
# define STR71X_IRQ_PORT2p9 (35) /* Line 3: Port 2.9 - External Interrupt */
|
||||
# define STR71X_IRQ_PORT2p10 (36) /* Line 4: Port 2.10 - External Interrupt */
|
||||
# define STR71X_IRQ_PORT2p11 (37) /* Line 5: Port 2.11 - External Interrupt */
|
||||
# define STR71X_IRQ_PORT1p11 (38) /* Line 6: Port 1.11 - CAN module receive pin (CANRX). */
|
||||
# define STR71X_IRQ_PORT1p13 (39) /* Line 7: Port 1.13 - HDLC clock (HCLK) or I2C.0 Clock
|
||||
* (I0.SCL) */
|
||||
# define STR71X_IRQ_PORT1p14 (40) /* Line 8: Port 1.14 - HDLC receive pin (HRXD) or I2C.0
|
||||
* Data (SDA) */
|
||||
# define STR71X_IRQ_PORT0p1 (41) /* Line 9: Port 0.1 - BSPI0 Slave Input data (S0.MOSI)
|
||||
* or UART3 Receive Data Input (U3.Rx) */
|
||||
# define STR71X_IRQ_PORT0p2 (42) /* Line 10: Port 0.2 - BSPI0 Slave Input serial clock
|
||||
* (S0.SCLK) or I2C.1 Clock (I1.SCL) */
|
||||
# define STR71X_IRQ_PORT0p6 (43) /* Line 11: Port 0.6 - BSPI1 Slave Input serial clock
|
||||
* (S1.SCLK) */
|
||||
# define STR71X_IRQ_PORT0p8 (44) /* Line 12: Port 0.8 - UART0 Receive Data Input (U0.Rx) */
|
||||
# define STR71X_IRQ_PORT0p10 (45) /* Line 13: Port 0.10 - UART1 Receive Data Input (U1.Rx) */
|
||||
# define STR71X_IRQ_PORT0p13 (46) /* Line 14: Port 0.13 - UART2 Receive Data Input (U2.Rx) */
|
||||
# define STR71X_IRQ_PORT0p15 (47) /* Line 15: Port 0.15 - WAKEUP pin or RTC ALARM */
|
||||
# define NR_IRQS (48)
|
||||
#else
|
||||
# define NR_IRQS (32)
|
||||
#endif
|
||||
|
||||
#define STR71X_IRQ_SYSTIMER STR71X_IRQ_T0TIMI
|
||||
#define NR_IRQS 32
|
||||
|
||||
/* FIQ channels */
|
||||
|
||||
@ -113,7 +145,7 @@ extern "C" {
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
#endif
|
||||
#endif /* __ASSEMBLY__ */
|
||||
|
||||
#endif /* __ARCH_ARM_INCLUDE_STR71X_IRQ_H */
|
||||
|
||||
|
||||
@ -54,4 +54,7 @@ CHIP_CSRCS = str71x_prccu.c str71x_lowputc.c str71x_decodeirq.c str71x_irq.c \
|
||||
ifeq ($(CONFIG_USBDEV),y)
|
||||
CHIP_CSRCS += str71x_usbdev.c
|
||||
endif
|
||||
ifeq ($(CONFIG_STR71X_XTI),y)
|
||||
CHIP_CSRCS += str71x_xti.c
|
||||
endif
|
||||
|
||||
|
||||
@ -42,6 +42,8 @@
|
||||
|
||||
#include <nuttx/config.h>
|
||||
|
||||
#include <stdbool.h>
|
||||
|
||||
#include <arch/board/board.h>
|
||||
|
||||
/************************************************************************************
|
||||
@ -92,4 +94,34 @@
|
||||
* Public Functions
|
||||
************************************************************************************/
|
||||
|
||||
/********************************************************************************
|
||||
* Name: str7x_xtiinitialize
|
||||
*
|
||||
* Description:
|
||||
* Configure XTI for operation. Note that the lines are not used as wake-up
|
||||
* sources in this implementation. Some extensions would be required for that
|
||||
* capability.
|
||||
*
|
||||
********************************************************************************/
|
||||
|
||||
#ifdef CONFIG_STR71X_XTI
|
||||
extern int str7x_xtiinitialize(void);
|
||||
#else
|
||||
# define str7x_xtiinitialize()
|
||||
#endif /* CONFIG_STR71X_XTI */
|
||||
|
||||
/********************************************************************************
|
||||
* Name: str7x_xticonfig
|
||||
*
|
||||
* Description:
|
||||
* Configure an external line to provide interrupts.
|
||||
*
|
||||
********************************************************************************/
|
||||
|
||||
#ifdef CONFIG_STR71X_XTI
|
||||
extern int str7x_xticonfig(int irq, bool rising);
|
||||
#else
|
||||
# define str7x_xticonfig(irq,rising)
|
||||
#endif /* CONFIG_STR71X_XTI */
|
||||
|
||||
#endif /* __ARCH_ARM_SRC_STR71X_STR71X_INTERNAL_H */
|
||||
|
||||
230
arch/arm/src/str71x/str71x_xti.c
Executable file
230
arch/arm/src/str71x/str71x_xti.c
Executable file
@ -0,0 +1,230 @@
|
||||
/********************************************************************************
|
||||
* arch/arm/src/str71x/str71x_xti.c
|
||||
*
|
||||
* Copyright (C) 2010 Gregory Nutt. All rights reserved.
|
||||
* Author: Gregory Nutt <spudmonkey@racsa.co.cr>
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
*
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in
|
||||
* the documentation and/or other materials provided with the
|
||||
* distribution.
|
||||
* 3. Neither the name NuttX nor the names of its contributors may be
|
||||
* used to endorse or promote products derived from this software
|
||||
* without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||||
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
||||
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
||||
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
||||
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
||||
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
||||
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
* POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
********************************************************************************/
|
||||
|
||||
/********************************************************************************
|
||||
* Included Files
|
||||
********************************************************************************/
|
||||
|
||||
#include <nuttx/config.h>
|
||||
|
||||
#include <stdint.h>
|
||||
#include <nuttx/irq.h>
|
||||
#include <nuttx/arch.h>
|
||||
#include <assert.h>
|
||||
#include <errno.h>
|
||||
#include <debug.h>
|
||||
|
||||
#include <arch/board/board.h>
|
||||
|
||||
#include "chip.h"
|
||||
#include "up_arch.h"
|
||||
#include "os_internal.h"
|
||||
#include "up_internal.h"
|
||||
|
||||
#ifdef CONFIG_STR71X_XTI
|
||||
|
||||
/********************************************************************************
|
||||
* Pre-procesor Definitions
|
||||
********************************************************************************/
|
||||
|
||||
/********************************************************************************
|
||||
* Private Types
|
||||
********************************************************************************/
|
||||
|
||||
struct xtiregs_s
|
||||
{
|
||||
uint32_t mr; /* Mask register */
|
||||
uint32_t tr; /* Trigger polarity register */
|
||||
};
|
||||
|
||||
/********************************************************************************
|
||||
* Public Data
|
||||
********************************************************************************/
|
||||
|
||||
static const struct xtiregs_s g_xtiregs[2] =
|
||||
{
|
||||
{ STR71X_XTI_MRL, STR71X_XTI_TRL },
|
||||
{ STR71X_XTI_MRH, STR71X_XTI_TRH }
|
||||
};
|
||||
|
||||
/********************************************************************************
|
||||
* Private Data
|
||||
********************************************************************************/
|
||||
|
||||
/********************************************************************************
|
||||
* Private Functions
|
||||
********************************************************************************/
|
||||
|
||||
static int str7x_xtiinterrupt(int irq, FAR void *context)
|
||||
{
|
||||
uint16_t enabled = (uint16_t)getreg8(STR71X_XTI_MRH) << 8 |
|
||||
(uint16_t)getreg8(STR71X_XTI_MRL);
|
||||
uint16_t pending = (uint16_t)getreg8(STR71X_XTI_PRH) << 8 |
|
||||
(uint16_t)getreg8(STR71X_XTI_PRL);
|
||||
uint16_t mask;
|
||||
|
||||
/* Clear the interrupts now. This seems unsafe? Couldn't this cause lost
|
||||
* interupts?
|
||||
*/
|
||||
|
||||
mask = ~pending;
|
||||
putreg8(mask >> 8, STR71X_XTI_PRH);
|
||||
putreg8(mask & 0xff, STR71X_XTI_PRH);
|
||||
|
||||
/* Then dispatch the interrupts */
|
||||
|
||||
pending &= enabled;
|
||||
|
||||
for (irq = STR71X_IRQ_FIRSTXTI, mask = 0x0001;
|
||||
irq < NR_IRQS && pending != 0;
|
||||
irq++, mask <<= 1)
|
||||
{
|
||||
/* Is this interrupt pending? */
|
||||
|
||||
if ((pending & mask) != 0)
|
||||
{
|
||||
/* Deliver the IRQ */
|
||||
|
||||
irq_dispatch(irq, context);
|
||||
pending &= ~mask;
|
||||
}
|
||||
}
|
||||
return OK;
|
||||
}
|
||||
|
||||
/********************************************************************************
|
||||
* Public Functions
|
||||
********************************************************************************/
|
||||
|
||||
/********************************************************************************
|
||||
* Name: str7x_xtiinitialize
|
||||
*
|
||||
* Description:
|
||||
* Configure XTI for operation. Note that the lines are not used as wake-up
|
||||
* sources in this implementation. Some extensions would be required for that
|
||||
* capability.
|
||||
*
|
||||
********************************************************************************/
|
||||
|
||||
int str7x_xtiinitialize(void)
|
||||
{
|
||||
int ret;
|
||||
|
||||
/* Mask all interrupts by setting XTI MRH/L to zero */
|
||||
|
||||
putreg8(0, STR71X_XTI_MRH);
|
||||
putreg8(0, STR71X_XTI_MRL);
|
||||
|
||||
/* Clear any pending interrupts by setting XTI PRH/L to zero */
|
||||
|
||||
putreg8(0, STR71X_XTI_PRH);
|
||||
putreg8(0, STR71X_XTI_PRL);
|
||||
|
||||
/* Attach the XTI interrupt */
|
||||
|
||||
ret = irq_attach(STR71X_IRQ_XTI, str7x_xtiinterrupt);
|
||||
if (ret == OK)
|
||||
{
|
||||
/* Enable the XTI interrupt at the XTI */
|
||||
|
||||
putreg8(STR71X_XTICTRL_ID1S, STR71X_XTI_CTRL);
|
||||
|
||||
/* And enable the XTI interrupt at the interrupt controller */
|
||||
|
||||
up_enable_irq(STR71X_IRQ_XTI);
|
||||
}
|
||||
return ret;
|
||||
}
|
||||
|
||||
/********************************************************************************
|
||||
* Name: str7x_xticonfig
|
||||
*
|
||||
* Description:
|
||||
* Configure an external line to provide interrupts.
|
||||
*
|
||||
********************************************************************************/
|
||||
|
||||
int str7x_xticonfig(int irq, bool rising)
|
||||
{
|
||||
uint8_t regval;
|
||||
int bit;
|
||||
int ndx;
|
||||
int ret = -EINVAL;
|
||||
|
||||
/* Configure one of the 16 lines as an interrupt source */
|
||||
|
||||
if (irq > STR71X_IRQ_FIRSTXTI && irq <= NR_IRQS)
|
||||
{
|
||||
/* Decide if we use the lower or upper regiser */
|
||||
|
||||
bit = irq - STR71X_IRQ_FIRSTXTI;
|
||||
ndx = 0;
|
||||
if (bit > 7)
|
||||
{
|
||||
/* Select the high register */
|
||||
|
||||
bit -= 8;
|
||||
ndx = 1;
|
||||
}
|
||||
|
||||
/* Set the rising or trailing edge */
|
||||
|
||||
regval = getreg8(g_xtiregs[ndx].tr);
|
||||
if (rising)
|
||||
{
|
||||
regval |= (1 << bit);
|
||||
}
|
||||
else
|
||||
{
|
||||
regval &= ~(1 << bit);
|
||||
}
|
||||
putreg8(regval, g_xtiregs[ndx].tr);
|
||||
|
||||
/* Enable the interrupt be setting the corresponding mask bit
|
||||
* the XTI_MRL/H register.
|
||||
*/
|
||||
|
||||
regval = getreg8(g_xtiregs[ndx].mr);
|
||||
regval |= (1 << bit);
|
||||
putreg8(regval, g_xtiregs[ndx].mr);
|
||||
|
||||
/* Return success */
|
||||
|
||||
ret = OK;
|
||||
}
|
||||
return ret;
|
||||
}
|
||||
|
||||
#endif /* CONFIG_STR71X_XTI */
|
||||
@ -1,7 +1,7 @@
|
||||
/************************************************************************************
|
||||
* arch/arm/src/str71x/str71x_xti.h
|
||||
*
|
||||
* Copyright (C) 2008-2009 Gregory Nutt. All rights reserved.
|
||||
* Copyright (C) 2008-2010 Gregory Nutt. All rights reserved.
|
||||
* Author: Gregory Nutt <spudmonkey@racsa.co.cr>
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
|
||||
@ -118,7 +118,7 @@ CONFIG_STR71X_CAN=n
|
||||
CONFIG_STR71X_BSPI0=y
|
||||
CONFIG_STR71X_BSPI1=n
|
||||
CONFIG_STR71X_HDLC=n
|
||||
CONFIG_STR71X_XTI=n
|
||||
CONFIG_STR71X_XTI=y
|
||||
CONFIG_STR71X_GPIO0=y
|
||||
CONFIG_STR71X_GPIO1=y
|
||||
CONFIG_STR71X_GPIO2=n
|
||||
|
||||
@ -71,6 +71,7 @@
|
||||
* UART3, I2C cannot be used with SPI0. The GPIOs selected for the ENC28J60
|
||||
* interrupt conflict with TMR1.
|
||||
*/
|
||||
#warning "Need to select differnt interrupt pin.. XTI doesn't support this one"
|
||||
|
||||
/****************************************************************************
|
||||
* Included Files
|
||||
@ -90,6 +91,7 @@
|
||||
#include "chip.h"
|
||||
#include "up_arch.h"
|
||||
#include "up_internal.h"
|
||||
#include "str71x_internal.h"
|
||||
|
||||
#ifdef CONFIG_NET_ENC28J60
|
||||
|
||||
@ -105,6 +107,10 @@
|
||||
# error "Need CONFIG_STR71X_BSPI0 in the configuration"
|
||||
#endif
|
||||
|
||||
#ifndef CONFIG_STR71X_XTI
|
||||
# error "Need CONFIG_STR71X_XTI in the configuration"
|
||||
#endif
|
||||
|
||||
/* UART3, I2C cannot be used with SPI0. The GPIOs selected for the ENC28J60
|
||||
* interrupt conflict with TIM1.
|
||||
*/
|
||||
@ -123,7 +129,7 @@
|
||||
#define ENC28J60_DEVNO 0 /* Only one ENC28J60 */
|
||||
#define ENC28J60_IRQ 0 /* NEEDED!!!!!!!!!!!!!!!! */
|
||||
|
||||
/* Debug ********************************************************************/
|
||||
#warning "Eventually need to fix XTI IRQ number!"
|
||||
|
||||
/****************************************************************************
|
||||
* Private Data
|
||||
@ -148,34 +154,42 @@ void up_netinitialize(void)
|
||||
|
||||
/* Get the SPI port */
|
||||
|
||||
nvdbg("up_netinitialize: Initializing SPI port %d\n", ENC28J60_SPI_PORTNO);
|
||||
nvdbg("Initializing SPI port %d\n", ENC28J60_SPI_PORTNO);
|
||||
|
||||
spi = up_spiinitialize(ENC28J60_SPI_PORTNO);
|
||||
if (!spi)
|
||||
{
|
||||
ndbg("up_netinitialize: Failed to initialize SPI port %d\n",
|
||||
ndbg("Failed to initialize SPI port %d\n",
|
||||
ENC28J60_SPI_PORTNO);
|
||||
return;
|
||||
}
|
||||
|
||||
nvdbg("up_netinitialize: Successfully initialized SPI port %d\n",
|
||||
/* Configure the XTI for the ENC28J60 interrupt. */
|
||||
|
||||
ret = str7x_xticonfig(ENC28J60_IRQ, false);
|
||||
if (ret < 0)
|
||||
{
|
||||
ndbg("Failed configure interrupt for IRQ %d: %d\n", ENC28J60_IRQ, ret);
|
||||
return;
|
||||
}
|
||||
|
||||
nvdbg("Successfully initialized SPI port %d\n",
|
||||
ENC28J60_SPI_PORTNO);
|
||||
|
||||
/* Bind the SPI port to the ENC28J60 driver */
|
||||
|
||||
nvdbg("up_netinitialize: Binding SPI port %d to ENC28J60 device %d\n",
|
||||
nvdbg("Binding SPI port %d to ENC28J60 device %d\n",
|
||||
ENC28J60_SPI_PORTNO, ENC28J60_DEVNO);
|
||||
|
||||
#warning "Need to implement IRQ interrupt before we can use this"
|
||||
ret = enc_initialize(spi, ENC28J60_DEVNO, ENC28J60_IRQ);
|
||||
if (ret < 0)
|
||||
{
|
||||
ndbg("up_netinitialize: Failed to bind SPI port %d ENC28J60 device %d: %d\n",
|
||||
ndbg("Failed to bind SPI port %d ENC28J60 device %d: %d\n",
|
||||
ENC28J60_SPI_PORTNO, ENC28J60_DEVNO, ret);
|
||||
return;
|
||||
}
|
||||
|
||||
nvdbg("up_netinitialize: Successfuly bound SPI port %d ENC28J60 device %d\n",
|
||||
nvdbg("Successfuly bound SPI port %d ENC28J60 device %d\n",
|
||||
ENC28J60_SPI_PORTNO, ENC28J60_DEVNO);
|
||||
}
|
||||
#endif /* CONFIG_NET_ENC28J60 */
|
||||
|
||||
Loading…
Reference in New Issue
Block a user