Rename sched_process_timer to nxsched_process_timer. That is the appropriate name for an internal sched/ function (still many named incorrectly).
This commit is contained in:
parent
f6ac82e246
commit
b290160b3b
@ -157,7 +157,7 @@
|
||||
<ul>
|
||||
<a href="#osstart">4.7.1 <code>nx_start()</code></a><br>
|
||||
<a href="#listmgmt">4.7.2 OS List Management APIs</a><br>
|
||||
<a href="#schedprocesstimer">4.7.3 <code>sched_process_timer()</code></a><br>
|
||||
<a href="#schedprocesstimer">4.7.3 <code>nxsched_process_timer()</code></a><br>
|
||||
<a href="#schedtimerexpiration">4.7.4 <code>sched_timer_expiration()</code></a><br>
|
||||
<a href="#schedalarmexpiration">4.7.5 <code>sched_alarm_expiration()</code></a><br>
|
||||
<a href="#irqdispatch">4.7.6 <code>irq_dispatch()</code></a>
|
||||
@ -3945,11 +3945,11 @@ void lpwork_restorepriority(uint8_t reqprio);
|
||||
<b><i>To be provided</i></b>
|
||||
</p>
|
||||
|
||||
<h3><a name="schedprocesstimer">4.7.3 <code>sched_process_timer()</code></a></h3>
|
||||
<h3><a name="schedprocesstimer">4.7.3 <code>nxsched_process_timer()</code></a></h3>
|
||||
<p><b>Function Prototype</b>:</p>
|
||||
<ul><pre>
|
||||
#include <nuttx/arch.h>
|
||||
void sched_process_timer(void);
|
||||
void nxsched_process_timer(void);
|
||||
</pre></ul>
|
||||
|
||||
<p><b>Description</b>.
|
||||
|
@ -94,7 +94,7 @@ static int a1x_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return OK;
|
||||
}
|
||||
|
||||
|
@ -119,7 +119,7 @@ static int am335x_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
|
||||
return OK;
|
||||
}
|
||||
|
@ -86,7 +86,7 @@ static int c5471_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -66,7 +66,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Sleep until an interrupt occurs to save power */
|
||||
|
@ -113,7 +113,7 @@ static int dm320_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -90,7 +90,7 @@ static int efm32_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -80,7 +80,7 @@ static int imx_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
ret = OK;
|
||||
}
|
||||
|
||||
|
@ -117,7 +117,7 @@ static void imx_output_compare(uint32_t sr, uint32_t of)
|
||||
{
|
||||
/* Process timer interrupt event */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -170,7 +170,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -125,7 +125,7 @@ static int imxrt_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -93,7 +93,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Sleep until an interrupt occurs to save power */
|
||||
|
@ -94,7 +94,7 @@ static int kinetis_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -174,7 +174,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -109,7 +109,7 @@ static int kl_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -83,7 +83,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* DVFS and LED control must be done with local interrupts disabled */
|
||||
|
@ -387,7 +387,7 @@ int up_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
putreg32(1 << 1, rMT00STS);
|
||||
#endif
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
|
||||
#ifdef CONFIG_LCA_SOUNDSKIP_CHECK
|
||||
extern void lca_check_soundskip(void);
|
||||
|
@ -92,7 +92,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* If the g_dma_inprogress is zero, then there is no DMA in progress. This
|
||||
|
@ -109,7 +109,7 @@ static int lpc11_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -94,7 +94,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* If the g_dma_inprogress is zero, then there is no DMA in progress. This
|
||||
|
@ -95,7 +95,7 @@ static int lpc17_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -92,7 +92,7 @@ static int lpc214x_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
|
||||
/* Clear the MR0 match interrupt */
|
||||
|
||||
|
@ -103,7 +103,7 @@ static int lpc23xx_timerisr(int irq, uint32_t * regs, FAR void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
|
||||
/* Clear the MR0 match interrupt */
|
||||
|
||||
|
@ -76,7 +76,7 @@ static int lpc31_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -169,7 +169,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -94,7 +94,7 @@ static int lpc43_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -169,7 +169,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -106,7 +106,7 @@ static int lpc54_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -169,7 +169,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -93,7 +93,7 @@ static int max326_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -81,7 +81,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
uint32_t i;
|
||||
|
||||
|
@ -112,7 +112,7 @@ static int moxart_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
putreg32(cmp, TM1_ADDR + COUNTER_TIMER);
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -169,7 +169,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -104,7 +104,7 @@ static int nrf52_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -170,7 +170,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -160,7 +160,7 @@ static int nuc_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -72,7 +72,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Sleep until an interrupt occurs to save power */
|
||||
|
@ -66,7 +66,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Sleep until an interrupt occurs to save power */
|
||||
|
@ -116,7 +116,7 @@ static int sam_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -103,7 +103,7 @@ static int sam_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
while (picnt-- > 0)
|
||||
{
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
}
|
||||
|
||||
return OK;
|
||||
|
@ -170,7 +170,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -99,7 +99,7 @@ static int sam_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -169,7 +169,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -94,7 +94,7 @@ static int sam_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -102,7 +102,7 @@ static int sam_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -172,7 +172,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -102,7 +102,7 @@ static int stm32_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -85,7 +85,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* If the g_dma_inprogress is zero, then there is no DMA in progress. This
|
||||
|
@ -111,7 +111,7 @@ static int stm32_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -108,7 +108,7 @@ static int stm32_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -131,7 +131,7 @@ static int stm32_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -171,7 +171,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -102,7 +102,7 @@ static int stm32l4_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -137,7 +137,7 @@ static int str71x_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -92,7 +92,7 @@ static int tiva_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -138,7 +138,7 @@ static int tms570_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -93,7 +93,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Sleep until an interrupt occurs to save power */
|
||||
|
@ -111,7 +111,7 @@ static int xmc4_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -165,7 +165,7 @@ static int at32uc3_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -118,7 +118,7 @@ static int at90usb_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -118,7 +118,7 @@ static int atmega_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -81,7 +81,7 @@ void up_idle(void)
|
||||
* will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#endif
|
||||
}
|
||||
|
||||
|
@ -79,7 +79,7 @@ void up_idle(void)
|
||||
* will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#endif
|
||||
}
|
||||
|
||||
|
@ -139,7 +139,7 @@ static int m9s12_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -67,7 +67,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
irqstate_t flags;
|
||||
|
||||
|
@ -145,7 +145,7 @@ static int pc32mx_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -144,7 +144,7 @@ static int pc32mz_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -103,7 +103,7 @@ int misoc_timer_isr(int irq, void *context, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -68,7 +68,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* This would be an appropriate place to put some MCU-specific logic to
|
||||
|
@ -68,7 +68,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* This would be an appropriate place to put some MCU-specific logic to
|
||||
|
@ -66,7 +66,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* For now, do nothing.
|
||||
|
@ -76,7 +76,7 @@ static int or1k_timer_isr(int irq, uint32_t *regs, void *arg)
|
||||
/* Clear the TTMR interrupt */
|
||||
mtspr(SPR_TICK_TTMR, ttmr);
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
|
||||
return OK;
|
||||
}
|
||||
|
@ -81,7 +81,7 @@ void up_idle(void)
|
||||
* will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#endif
|
||||
}
|
||||
|
||||
|
@ -123,7 +123,7 @@ static int m16c_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -131,7 +131,7 @@ static int sh1_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
|
||||
/* Clear ITU0 interrupt status flag */
|
||||
|
||||
|
@ -67,7 +67,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* This would be an appropriate place to put some MCU-specific logic to
|
||||
|
@ -67,7 +67,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* GAP8 would sleep on software event #3, which would be triggered at
|
||||
|
@ -84,7 +84,7 @@ static struct gap8_tim_instance fc_basic_timer =
|
||||
|
||||
static int gap8_timisr(int irq, void *context, FAR void *arg)
|
||||
{
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -107,7 +107,7 @@ static int nr5m100_timerisr(int irq, void *context, FAR void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -129,7 +129,7 @@ void up_idle(void)
|
||||
* Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_DEV_CONSOLE) && !defined(CONFIG_SIM_UART_DATAPOST)
|
||||
@ -167,7 +167,7 @@ void up_idle(void)
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_SIM_WALLTIME) || defined(CONFIG_SIM_X11FB)
|
||||
/* Wait a bit so that the sched_process_timer() is called close to the
|
||||
/* Wait a bit so that the nxsched_process_timer() is called close to the
|
||||
* correct rate.
|
||||
*/
|
||||
|
||||
|
@ -78,7 +78,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Sleep until an interrupt occurs to save power */
|
||||
|
@ -97,7 +97,7 @@ static int qemu_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -67,7 +67,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* This would be an appropriate place to put some MCU-specific logic to
|
||||
|
@ -142,7 +142,7 @@ static int esp32_timerisr(int irq, uint32_t *regs, FAR void *arg)
|
||||
|
||||
/* Process one timer tick */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
|
||||
/* Check if we are falling behind and need to process multiple timer
|
||||
* interrupts.
|
||||
|
@ -94,7 +94,7 @@ void up_idle(void)
|
||||
* will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#endif
|
||||
}
|
||||
|
||||
|
@ -86,7 +86,7 @@ static int z16f_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -102,7 +102,7 @@ void up_idle(void)
|
||||
* will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#endif
|
||||
}
|
||||
|
||||
|
@ -76,7 +76,7 @@ static int ez80_timerisr(int irq, chipreg_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
|
||||
/* Architecture specific hook into the timer interrupt handler */
|
||||
|
||||
|
@ -97,7 +97,7 @@ static int z180_timerisr(int irq, chipreg_t *regs, void *arg)
|
||||
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -74,7 +74,7 @@ static int z8_timerisr(int irq, uint32_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -266,7 +266,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -265,7 +265,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -437,7 +437,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -266,7 +266,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -263,7 +263,7 @@ void up_idle(void)
|
||||
* "fake" timer interrupts. Hopefully, something will wake up.
|
||||
*/
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#else
|
||||
|
||||
/* Perform IDLE mode power management */
|
||||
|
@ -63,7 +63,7 @@ int z80sim_timerisr(int irq, FAR chipreg_t *regs, void *arg)
|
||||
{
|
||||
/* Process timer interrupt */
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -176,7 +176,7 @@ static void oneshot_callback(FAR struct oneshot_lowerhalf_s *lower,
|
||||
static uint64_t tick = 1;
|
||||
struct timespec next;
|
||||
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
timespec_from_usec(&next, ++tick * USEC_PER_TICK);
|
||||
ONESHOT_CURRENT(g_oneshot_lower, &now);
|
||||
clock_timespec_subtract(&next, &now, &delta);
|
||||
|
@ -234,7 +234,7 @@ static bool timer_callback(FAR uint32_t *next_interval_us, FAR void *arg)
|
||||
|
||||
#else
|
||||
g_timer.timebase += USEC_PER_TICK;
|
||||
sched_process_timer();
|
||||
nxsched_process_timer();
|
||||
#endif
|
||||
|
||||
return true;
|
||||
|
@ -724,7 +724,7 @@ uintptr_t pgalloc(uintptr_t brkaddr, unsigned int npages);
|
||||
* Name: up_sched_have_garbage and up_sched_garbage_collection
|
||||
*
|
||||
* Description:
|
||||
* Some architectures may soft unique memory allocators. If
|
||||
* Some architectures may support unique memory allocators. If
|
||||
* CONFIG_ARCH_HAVE_GARBAGE is defined, those architectures must provide
|
||||
* both up_sched_have_garbage and up_sched_garbage_collection. These will
|
||||
* be tied into the NuttX memory garbage collection logic.
|
||||
@ -1985,12 +1985,12 @@ void up_mdelay(unsigned int milliseconds);
|
||||
void up_udelay(useconds_t microseconds);
|
||||
|
||||
/****************************************************************************
|
||||
* These are standard interfaces that are exported by the OS for use by the
|
||||
* These are standard interfaces that are exported by the OS for use by thecd .
|
||||
* architecture specific logic
|
||||
****************************************************************************/
|
||||
|
||||
/****************************************************************************
|
||||
* Name: sched_process_timer
|
||||
* Name: nxsched_process_timer
|
||||
*
|
||||
* Description:
|
||||
* This function handles system timer events (only when
|
||||
@ -2002,7 +2002,7 @@ void up_udelay(useconds_t microseconds);
|
||||
****************************************************************************/
|
||||
|
||||
#ifndef CONFIG_SCHED_TICKLESS
|
||||
void sched_process_timer(void);
|
||||
void nxsched_process_timer(void);
|
||||
#endif
|
||||
|
||||
/****************************************************************************
|
||||
|
@ -143,7 +143,7 @@
|
||||
/* If CONFIG_SCHED_TICKLESS is not defined, then the interrupt interval of
|
||||
* the system timer is given by USEC_PER_TICK. This is the expected number
|
||||
* of microseconds between calls from the processor-specific logic to
|
||||
* sched_process_timer(). The default value of USEC_PER_TICK is 10000
|
||||
* nxsched_process_timer(). The default value of USEC_PER_TICK is 10000
|
||||
* microseconds (100KHz). However, this default setting can be overridden
|
||||
* by defining the interval in microseconds as CONFIG_USEC_PER_TICK in the
|
||||
* NuttX configuration file.
|
||||
|
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in New Issue
Block a user