SAMA5 serial: Restore logic to minimize TX interrupts. Oddly, seems to improve ADC stability
This commit is contained in:
parent
0ab6d8382f
commit
ba6fe788ea
@ -58,7 +58,7 @@ CMN_ASRCS += cp15_clean_dcache.S cp15_flush_dcache.S cp15_invalidate_dcache_all.
|
||||
|
||||
CMN_CSRCS = up_initialize.c up_idle.c up_interruptcontext.c up_exit.c
|
||||
CMN_CSRCS += up_createstack.c up_releasestack.c up_usestack.c up_vfork.c
|
||||
CMN_CSRCS += up_mdelay.c up_udelay.c
|
||||
CMN_CSRCS += up_puts.c up_mdelay.c up_udelay.c
|
||||
CMN_CSRCS += up_modifyreg8.c up_modifyreg16.c up_modifyreg32.c
|
||||
|
||||
CMN_CSRCS += arm_assert.c arm_blocktask.c arm_copyfullstate.c arm_dataabort.c
|
||||
|
@ -1059,13 +1059,12 @@ static void up_txint(struct uart_dev_s *dev, bool enable)
|
||||
#ifndef CONFIG_SUPPRESS_SERIAL_INTS
|
||||
up_serialout(priv, SAM_UART_IER_OFFSET, UART_INT_TXRDY);
|
||||
|
||||
# if 0 /* Seems to be unnecessary */
|
||||
/* Fake a TX interrupt here by just calling uart_xmitchars() with
|
||||
* interrupts disabled (note this may recurse).
|
||||
*/
|
||||
|
||||
uart_xmitchars(dev);
|
||||
# endif
|
||||
|
||||
#endif
|
||||
}
|
||||
else
|
||||
|
@ -153,7 +153,7 @@ void uart_recvchars(FAR uart_dev_t *dev)
|
||||
|
||||
while (uart_rxavailable(dev))
|
||||
{
|
||||
char ch = uart_receive(dev, &status);
|
||||
char ch = uart_receive(dev, &status);
|
||||
|
||||
/* If the RX buffer becomes full, then the serial data is discarded. This is
|
||||
* necessary because on most serial hardware, you must read the data in order
|
||||
|
Loading…
Reference in New Issue
Block a user