sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

armv7-a: icache also need SMP cache coherency configuration

Browse Source 
This can fixes the random crash happened sometime during boot.

Signed-off-by: ligd <liguiding1@xiaomi.com>
This commit is contained in:
ligd 2022-08-25 22:19:14 +08:00 committed by Xiang Xiao
parent 69feebe48c
commit bedd5d382d
4 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/src/armv7-a/arm_cpuhead.S
View File

@ -318,7 +318,7 @@ __cpu3_start:
* after SMP cache coherency has been setup.
*/
#if 0 /* !defined(CPU_DCACHE_DISABLE) && !defined(CONFIG_SMP) */
#if !defined(CPU_DCACHE_DISABLE) && !defined(CONFIG_SMP)
/* Dcache enable
*
* SCTLR_C Bit 2: DCache enable
@ -327,7 +327,7 @@ __cpu3_start:
orr r0, r0, #(SCTLR_C)
#endif
#ifndef CPU_ICACHE_DISABLE
#if !defined(CPU_ICACHE_DISABLE) && !defined(CONFIG_SMP)
/* Icache enable
*
* SCTLR_I Bit 12: ICache enable

2
arch/arm/src/armv7-a/arm_head.S
View File

@ -452,7 +452,7 @@ __start:
orr r0, r0, #(SCTLR_C)
#endif
#ifndef CPU_ICACHE_DISABLE
#if !defined(CPU_ICACHE_DISABLE) && !defined(CONFIG_SMP)
/* Icache enable
*
* SCTLR_I Bit 12: ICache enable

2
arch/arm/src/armv7-a/arm_pghead.S
View File

@ -434,7 +434,7 @@ __start:
orr r0, r0, #(SCTLR_C)
#endif
#ifndef CPU_ICACHE_DISABLE
#if !defined(CPU_ICACHE_DISABLE) && !defined(CONFIG_SMP)
/* Icache enable
*
* SCTLR_I Bit 12: ICache enable

2
arch/arm/src/armv7-a/arm_scu.c
View File

@ -203,6 +203,6 @@ void arm_enable_smp(int cpu)
arm_set_actlr(regval);
regval = arm_get_sctlr();
regval |= SCTLR_C;
regval |= SCTLR_C | SCTLR_I;
arm_set_sctlr(regval);
}