sergiotarxz/nuttx
sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Fix some typos. Mostly inital->initial.

Browse Source
This commit is contained in:
Juha Niskanen 2019-09-27 06:32:32 -06:00 committed by Gregory Nutt
parent 5a73b54dc7
commit c3d24571fb
25 changed files with 48 additions and 50 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
ChangeLog
View File

@ -13417,7 +13417,7 @@
* STM32 F7: Fix some STM32F7 copy paste errors. From David Sidrane
(2016-12-17).
* CDC/ACM Device Class: uart_ops_s portion of cdcacm will not be
initalized with correct functions if CONFIG_SERIAL_DMA is lit
initialized with correct functions if CONFIG_SERIAL_DMA is set
(2016-12-17).
* Xtensa ESP32: Using wrong register to disable interrupts (2016-12-17).
* Xtensa ESP32: Fix clobbered a9 in co-processor context save/restore
@ -15417,8 +15417,8 @@
only resets the resources within the controller that should be reset.
Rework suspend and resume logic so they perform properly. Made attach
and detach functions optional. As they do not make sense for a bus
powered device. Ensured the calls to up_usbinitalize
up_usbuninitalize do not violate the USB spec. From David Sidrane
powered device. Ensured the calls to up_usbinitialize
up_usbuninitialize do not violate the USB spec. From David Sidrane
(2017-06-02).
* WIP: wireless/ieee802154: More work on association/beacon-enabled
networks. From Anthony Merlino (2017-06-02).
@ -15464,8 +15464,8 @@
* teensy-3.x:Refreshed config and made board self powered. From David
Sidrane (2017-06-06).
* Kinetis:USB-FS driver. Removed the notion of attached. The
khci_usbattach is call early in the init either in board_initalize or
in board_app_initalize. In either case it is always done prior to the
khci_usbattach is call early in the init either in board_initialize or
in board_app_initialize. In either case it is always done prior to the
the class register. Therefore the khci_usbattach call only set a
flag, and that flag is only tested in the class register. The class
register will enable the soft connect pull up. From David Sidrane
@ -25857,8 +25857,8 @@
* stm32h7 RTC and friends support
- STM32H7: Removed f7 in file path
- STM32F7: Fix overwritten IRQ enabled. System boot order calls
clock_initialize then up_initalize. clock_initialize was setting up
the alarm IRQ up_initalize is initializing the NVIC. This most likely
clock_initialize then up_initialize. clock_initialize was setting up
the alarm IRQ up_initialize is initializing the NVIC. This most likely
worked in the past due to a bug in the NVIC init code that failed to
clear the Interrupt enables. That was fixed in 510b0f7e
arch/arm/src: Correct all ARMv7-M architectures. Interrupts were

6
ReleaseNotes
View File

@ -12773,7 +12773,7 @@ detailed bugfix information):
supported class and proto. From Janne Rosberg.
- SSD1306: Fix errors in SPI mode configuration. From Gong Darcy.
- CDC/ACM Device Class: uart_ops_s portion of cdcacm will not be
initalized with correct functions if CONFIG_SERIAL_DMA is selected.
initialized with correct functions if CONFIG_SERIAL_DMA is selected.
* Networking/Network Drivers:
@ -25432,8 +25432,8 @@ information):
- STM327F Configuration: Kconfig add depends on BBSRAM. From David
Sidrane.
- STM32F7 Interrupts: Fix overwritten IRQ enable. System boot order
calls clock_initialize() then up_initalize(). clock_initialize()
was setting up the alarm IRQ up_initalize is initializing the NVIC.
calls clock_initialize() then up_initialize(). clock_initialize()
was setting up the alarm IRQ up_initialize is initializing the NVIC.
This most likely worked in the past due to a bug in the NVIC
initialization code that failed to clear the Interrupt enables.
- STM32H7: Rix BBSRAM name in memory map. From David Sidrane.

4
arch/arm/src/arm/up_allocpage.c
View File

@ -223,8 +223,8 @@ int up_allocpage(FAR struct tcb_s *tcb, FAR void **vpage)
/* Now setup up the new mapping. Get a pointer to the L2 entry
* corresponding to the new mapping. Then set it map to the newly
* allocated page address. The inital mapping is read/write but
* non-cached (MMU_L2_ALLOCFLAGS)
* allocated page address. The initial mapping is read/write but
* non-cached (MMU_L2_ALLOCFLAGS).
*/
pte = up_va2pte(vaddr);

4
arch/arm/src/armv7-a/arm_allocpage.c
View File

@ -214,8 +214,8 @@ int arm_allocpage(FAR struct tcb_s *tcb, FAR void **vpage)
/* Now setup up the new mapping. Get a pointer to the L2 entry
* corresponding to the new mapping. Then set it map to the newly
* allocated page address. The inital mapping is read/write but
* non-cached (MMU_L2_ALLOCFLAGS)
* allocated page address. The initial mapping is read/write but
* non-cached (MMU_L2_ALLOCFLAGS).
*/
pte = arm_va2pte(vaddr);

18
arch/arm/src/kinetis/kinetis_usbdev.c
View File

@ -621,8 +621,8 @@ static void khci_reset(struct khci_usbdev_s *priv);
static void khci_attach(struct khci_usbdev_s *priv);
static void khci_swreset(struct khci_usbdev_s *priv);
static void khci_hwreset(struct khci_usbdev_s *priv);
static void khci_swinitalize(struct khci_usbdev_s *priv);
static void khci_hwinitalize(struct khci_usbdev_s *priv);
static void khci_swinitialize(struct khci_usbdev_s *priv);
static void khci_hwinitialize(struct khci_usbdev_s *priv);
static void khci_hwshutdown(struct khci_usbdev_s *priv);
/****************************************************************************
@ -4183,14 +4183,14 @@ static void khci_hwreset(struct khci_usbdev_s *priv)
}
/****************************************************************************
* Name: khci_hwinitalize
* Name: khci_hwinitialize
*
* Description:
* Reset the hardware and leave it in a known, unready state.
*
****************************************************************************/
static void khci_hwinitalize(struct khci_usbdev_s *priv)
static void khci_hwinitialize(struct khci_usbdev_s *priv)
{
uint32_t regval;
@ -4243,10 +4243,10 @@ static void khci_hwinitalize(struct khci_usbdev_s *priv)
}
/****************************************************************************
* Name: khci_swinitalize
* Name: khci_swinitialize
****************************************************************************/
static void khci_swinitalize(struct khci_usbdev_s *priv)
static void khci_swinitialize(struct khci_usbdev_s *priv)
{
int epno;
@ -4358,7 +4358,7 @@ void up_usbinitialize(void)
/* Initialize the driver state structure */
khci_swinitalize(priv);
khci_swinitialize(priv);
/* Select clock source:
* SIM_SOPT2[PLLFLLSEL] and SIM_CLKDIV2[USBFRAC, USBDIV] will have been
@ -4404,7 +4404,7 @@ void up_usbinitialize(void)
return;
}
khci_hwinitalize(priv);
khci_hwinitialize(priv);
}
/****************************************************************************
@ -4578,7 +4578,7 @@ int usbdev_unregister(struct usbdevclass_driver_s *driver)
*/
khci_hwshutdown(priv);
khci_swinitalize(priv);
khci_swinitialize(priv);
leave_critical_section(flags);
return OK;

2
arch/arm/src/nuc1xx/nuc_gpio.h
View File

@ -127,7 +127,7 @@
* .... .... V... ....
*/
#define GPIO_OUTPUT_SET (1 << 7) /* Bit 7: If output, inital value of output */
#define GPIO_OUTPUT_SET (1 << 7) /* Bit 7: If output, initial value of output */
#define GPIO_OUTPUT_CLEAR (0)
/* This identifies the GPIO port:

2
arch/arm/src/samd2l2/sam_i2c_master.c
View File

@ -1397,7 +1397,7 @@ struct i2c_master_s *sam_i2c_master_initialize(int bus)
}
/*******************************************************************************
* Name: sam_i2c_uninitalize
* Name: sam_i2c_uninitialize
*
* Description:
* Uninitialize an I2C device

2
arch/arm/src/samd5e5/sam_i2c_master.c
View File

@ -1435,7 +1435,7 @@ struct i2c_master_s *sam_i2c_master_initialize(int bus)
}
/*******************************************************************************
* Name: sam_i2c_uninitalize
* Name: sam_i2c_uninitialize
*
* Description:
* Uninitialize an I2C device

4
arch/arm/src/stm32/stm32_gpio.h
View File

@ -106,7 +106,7 @@
* .... .... V... ....
*/
#define GPIO_OUTPUT_SET (1 << 7) /* Bit 7: If output, inital value of output */
#define GPIO_OUTPUT_SET (1 << 7) /* Bit 7: If output, initial value of output */
#define GPIO_OUTPUT_CLEAR (0)
/* These bits set the primary function of the pin:
@ -328,7 +328,7 @@
* .... .... ...V .... ....
*/
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, inital value of output */
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, initial value of output */
#define GPIO_OUTPUT_CLEAR (0)
/* External interrupt selection (GPIO inputs only):

2
arch/arm/src/stm32f0l0g0/stm32_gpio.h
View File

@ -176,7 +176,7 @@
* .... .... ...V .... ....
*/
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, inital value of output */
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, initial value of output */
#define GPIO_OUTPUT_CLEAR (0)
/* External interrupt selection (GPIO inputs only):

2
arch/arm/src/stm32f7/stm32_gpio.h
View File

@ -172,7 +172,7 @@
* .... .... ...V .... ....
*/
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, inital value of output */
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, initial value of output */
#define GPIO_OUTPUT_CLEAR (0)
/* External interrupt selection (GPIO inputs only):

2
arch/arm/src/stm32h7/stm32_gpio.h
View File

@ -172,7 +172,7 @@
* .... .... ...V .... ....
*/
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, inital value of output */
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, initial value of output */
#define GPIO_OUTPUT_CLEAR (0)
/* External interrupt selection (GPIO inputs only):

2
arch/arm/src/stm32l4/stm32l4_gpio.h
View File

@ -181,7 +181,7 @@
* .... .... ...V .... ....
*/
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, inital value of output */
#define GPIO_OUTPUT_SET (1 << 8) /* Bit 8: If output, initial value of output */
#define GPIO_OUTPUT_CLEAR (0)
/* External interrupt selection (GPIO inputs only):

2
arch/arm/src/tiva/lm/lm3s_gpio.h
View File

@ -217,7 +217,7 @@
* .... .... .... .... .... ...V .... ....
*/
#define GPIO_VALUE_SHIFT 8 /* Bit 8: If output, inital value of output */
#define GPIO_VALUE_SHIFT 8 /* Bit 8: If output, initial value of output */
#define GPIO_VALUE_MASK (1 << GPIO_VALUE_SHIFT)
# define GPIO_VALUE_ZERO (0 << GPIO_VALUE_SHIFT) /* Initial value is zero */
# define GPIO_VALUE_ONE (1 << GPIO_VALUE_SHIFT) /* Initial value is one */

2
arch/arm/src/tiva/lm/lm4f_gpio.h
View File

@ -218,7 +218,7 @@
* .... .... .... .... .... ...V .... ....
*/
#define GPIO_VALUE_SHIFT 8 /* Bit 8: If output, inital value of output */
#define GPIO_VALUE_SHIFT 8 /* Bit 8: If output, initial value of output */
#define GPIO_VALUE_MASK (1 << GPIO_VALUE_SHIFT)
# define GPIO_VALUE_ZERO (0 << GPIO_VALUE_SHIFT) /* Initial value is zero */
# define GPIO_VALUE_ONE (1 << GPIO_VALUE_SHIFT) /* Initial value is one */

2
arch/arm/src/tiva/tm4c/tm4c_gpio.h
View File

@ -204,7 +204,7 @@
* .... .... .... .... .... ...V .... ....
*/
#define GPIO_VALUE_SHIFT 8 /* Bit 8: If output, inital value of output */
#define GPIO_VALUE_SHIFT 8 /* Bit 8: If output, initial value of output */
#define GPIO_VALUE_MASK (1 << GPIO_VALUE_SHIFT)
# define GPIO_VALUE_ZERO (0 << GPIO_VALUE_SHIFT) /* Initial value is zero */
# define GPIO_VALUE_ONE (1 << GPIO_VALUE_SHIFT) /* Initial value is one */

2
arch/sim/src/sim/up_createstack.c
View File

@ -140,7 +140,7 @@ int up_create_stack(FAR struct tcb_s *tcb, size_t stack_size, uint8_t ttype)
{
/* This is the address of the last aligned word in the allocation.
* NOTE that stack_alloc_ptr + adj_stack_size may lie one byte
* outside of the stack. This is okay for an inital state; the
* outside of the stack. This is okay for an initial state; the
* first pushed values will be within the stack allocation.
*/

2
arch/sim/src/sim/up_usestack.c
View File

@ -114,7 +114,7 @@ int up_use_stack(FAR struct tcb_s *tcb, FAR void *stack, size_t stack_size)
/* This is the address of the last word in the allocation.
* NOTE that stack_alloc_ptr + adj_stack_size may lie one byte
* outside of the stack. This is okay for an inital state; the
* outside of the stack. This is okay for an initial state; the
* first pushed values will be within the stack allocation.
*/

4
arch/sim/src/sim/up_x11framebuffer.c
View File

@ -193,7 +193,7 @@ static int up_x11untraperrors(void)
static void up_x11uninitX(void)
{
fprintf(stderr, "Uninitalizing X\n");
fprintf(stderr, "Uninitializing X\n");
if (g_x11initialized)
{
#ifndef CONFIG_SIM_X11NOSHM
@ -236,7 +236,7 @@ static void up_x11uninitX(void)
#ifndef CONFIG_SIM_X11NOSHM
static void up_x11uninitialize(void)
{
fprintf(stderr, "Uninitalizing\n");
fprintf(stderr, "Uninitializing\n");
if (g_shmcheckpoint > 1)
{
if (!b_useshm && g_framebuffer)

2
boards/arm/kinetis/freedom-k66f/src/k66_bringup.c
View File

@ -141,7 +141,7 @@ int k66_bringup(void)
if (ret < 0)
{
syslog(LOG_ERR,
"ERROR: Failed to initalize the RTC driver: %d\n",
"ERROR: Failed to initialize the RTC driver: %d\n",
ret);
}
#endif

2
boards/arm/stm32/stm32f4discovery/README.txt
View File

@ -1533,7 +1533,7 @@ Configuration Sub-directories
a. Telnet does work with IPv6 but is not enabled in this
configuration (but could be).
b. The network initialization thread was enabed in the netnsh
b. The network initialization thread was enabled in the netnsh
configuration on 2015-09-28, but not in the ipv6 configuration.
2. This configuration can be modified to that both IPv4 and IPv6

2
boards/arm/stm32l4/nucleo-l496zg/README.txt
View File

@ -279,7 +279,7 @@ SPI
---
Since this board is so generic, having a quick way to vet the SPI
configuration seams in order. So the board provides a quick test
that can be selected vi CONFIG_NUCLEO_SPI_TEST that will initalise
that can be selected vi CONFIG_NUCLEO_SPI_TEST that will initialize
the selected buses (SPI1-SPI3) and send some text on the bus at
application initialization time board_app_initialize.

4
include/nuttx/mqueue.h
View File

@ -320,7 +320,7 @@ void nxmq_free_msgq(FAR struct mqueue_inode_s *msgq);
*
* Description:
* This function implements a part of the POSIX message queue open logic.
* It allocates and initializes a structu mqueue_inode_s structure.
* It allocates and initializes a struct mqueue_inode_s structure.
*
* Input Parameters:
* mode - mode_t value is ignored
@ -329,7 +329,7 @@ void nxmq_free_msgq(FAR struct mqueue_inode_s *msgq);
* messages that may be placed in the message queue.
*
* Returned Value:
* The allocated and initalized message queue structure or NULL in the
* The allocated and initialized message queue structure or NULL in the
* event of a failure.
*
****************************************************************************/

6
libs/libc/signal/sig_fillset.c
View File

@ -40,7 +40,7 @@
#include <signal.h>
/****************************************************************************
* Publics Functions
* Public Functions
****************************************************************************/
/****************************************************************************
@ -51,13 +51,11 @@
* signals are included.
*
* Input Parameters:
* set - Signal set to initalize
* set - Signal set to initialize
*
* Returned Value:
* 0 (OK), or -1 (ERROR) if the signal set cannot be initialized.
*
* Assumptions:
*
****************************************************************************/
int sigfillset(FAR sigset_t *set)

2
libs/libc/unistd/lib_getopt.c
View File

@ -138,7 +138,7 @@ int getopt(int argc, FAR char *const argv[], FAR const char *optstring)
FAR char *optchar;
int noarg_ret = '?';
/* The inital value of optind is 1. If getopt() is called again in the
/* The initial value of optind is 1. If getopt() is called again in the
* program, optind must be reset to some value <= 1.
*/