boards/esp32s3: Link stack checking function and data to SRAM when enable flash or PSRAM driver
During PSRAM initialization and flash operations, the Cache needs to be disabled. So all data and code for the aforementioned scope is required to be placed in Internal RAM.
This commit is contained in:
parent
bc43c419f2
commit
c655870b22
@ -131,6 +131,12 @@ SECTIONS
|
||||
#ifdef CONFIG_ESP32S3_SPIRAM_MODE_OCT
|
||||
*libarch.a:esp32s3_psram_octal.*(.literal .text .literal.* .text.*)
|
||||
#endif
|
||||
#if defined(CONFIG_STACK_CANARIES) && \
|
||||
(defined(CONFIG_ESP32S3_SPIFLASH) || \
|
||||
defined(CONFIG_ESP32S3_SPIRAM))
|
||||
*libc.a:lib_stackchk.*(.literal .text .literal.* .text.*)
|
||||
#endif
|
||||
|
||||
*(.wifirxiram .wifirxiram.*)
|
||||
*(.wifi0iram .wifi0iram.*)
|
||||
*(.wifiorslpiram .wifiorslpiram.*)
|
||||
@ -214,6 +220,11 @@ SECTIONS
|
||||
|
||||
*libphy.a:(.rodata .rodata.*)
|
||||
*libarch.a:xtensa_context.*(.rodata .rodata.*)
|
||||
#if defined(CONFIG_STACK_CANARIES) && \
|
||||
(defined(CONFIG_ESP32S3_SPIFLASH) || \
|
||||
defined(CONFIG_ESP32S3_SPIRAM))
|
||||
*libc.a:lib_stackchk.*(.rodata .rodata.*)
|
||||
#endif
|
||||
|
||||
_edata = ABSOLUTE(.);
|
||||
. = ALIGN(4);
|
||||
|
Loading…
Reference in New Issue
Block a user