SAMA5: Update slow clock logic. Things work a little differently on the SAMA5D3

This commit is contained in:
Gregory Nutt 2014-07-19 13:25:59 -06:00
parent bad3ad58cb
commit c74531e014
2 changed files with 8 additions and 0 deletions

View File

@ -7746,4 +7746,6 @@
(2014-7-18).
* configs/sama5d4-ek/src/sam_wm8904.c: Add logic to configure and
initialize the WM8904 audio CODEC (2014-7-17).
* arch/arm/src/sama5/sam_sckc.c/.h and chip/sam_sckc.h: Add SAMA5
slow clock support.

View File

@ -58,6 +58,12 @@
/* Slow Clock Controller Configuration Register */
#ifdef ATSAMA5D3
# define SCKC_CR_RCEN (1 << 0) /* Bit 0: Internal 32 kHz RC Oscillator */
# define SCKC_CR_OSC32EN (1 << 1) /* Bit 1: 32768 Hz Oscillator */
# define SCKC_CR_OSC32BYP (1 << 2) /* Bit 2: 2768Hz Oscillator Bypass */
#endif
#define SCKC_CR_OSCSEL (1 << 3) /* Bit 3: Slow Clock Selector */
#endif /* __ARCH_ARM_SRC_SAMA5_CHIP_SAM_SCKC_H */