sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

ARMv7-A: Fix some error in alignment to cache line boundaries in the cache operations

Browse Source
This commit is contained in:
Gregory Nutt 2013-09-21 15:47:00 -06:00
parent da37aa6413
commit d1ac44242f
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/src/armv7-a/cp15_clean_dcache.S
View File

@ -99,7 +99,7 @@ cp15_clean_dcache:
mov r2, r2, lsl r3 /* Get the cache line size in bytes */ mov r2, r2, lsl r3 /* Get the cache line size in bytes */
sub r3, r2, #1 /* R3=Cache line size mask */ sub r3, r2, #1 /* R3=Cache line size mask */
bic r12, r0, r3 /* R12=aligned start address */ bic r0, r0, r3 /* R0=aligned start address */
/* Loop, cleaning each cache line by writing its contents to memory */ /* Loop, cleaning each cache line by writing its contents to memory */

2
arch/arm/src/armv7-a/cp15_flush_dcache.S
View File

@ -99,7 +99,7 @@ cp15_flush_dcache:
mov r2, r2, lsl r3 /* Get the cache line size in bytes */ mov r2, r2, lsl r3 /* Get the cache line size in bytes */
sub r3, r2, #1 /* R3=Cache line size mask */ sub r3, r2, #1 /* R3=Cache line size mask */
bic r12, r0, r3 /* R12=aligned start address */ bic r0, r0, r3 /* R0=aligned start address */
/* Loop, cleaning and invaliding each D cache line in the address range */ /* Loop, cleaning and invaliding each D cache line in the address range */