I2C0 support for kinetis/teensy-3.x (to be tested)

This commit is contained in:
v01d 2016-08-06 22:23:59 -03:00
parent c145159c6b
commit d483f7939f
8 changed files with 840 additions and 13 deletions

View File

@ -131,6 +131,10 @@ ifeq ($(CONFIG_PWM),y)
CHIP_CSRCS += kinetis_pwm.c
endif
ifeq ($(CONFIG_I2C),y)
CHIP_CSRCS += kinetis_i2c.c
endif
ifeq ($(CONFIG_NET),y)
ifeq ($(CONFIG_KINETIS_ENET),y)
CHIP_CSRCS += kinetis_enet.c

View File

@ -0,0 +1,681 @@
/****************************************************************************
* Included Files
****************************************************************************/
#include <nuttx/config.h>
#include <sys/types.h>
#include <stdint.h>
#include <stdbool.h>
#include <stdlib.h>
#include <string.h>
#include <errno.h>
#include <debug.h>
#include <nuttx/arch.h>
#include <nuttx/wdog.h>
#include <nuttx/i2c/i2c_master.h>
#include <nuttx/irq.h>
#include <arch/board/board.h>
#include "chip.h"
#include "up_arch.h"
#include "up_internal.h"
#include "kinetis_config.h"
#include "chip.h"
#include "chip/kinetis_i2c.h"
#include "chip/kinetis_sim.h"
#include "chip/kinetis_pinmux.h"
#include "kinetis.h"
#include "kinetis_i2c.h"
#if defined(CONFIG_KINETIS_I2C0)
/****************************************************************************
* Pre-processor Definitions
****************************************************************************/
#define I2C_TIMEOUT (20*1000/CONFIG_USEC_PER_TICK) /* 20 mS */
#define I2C_DEFAULT_FREQUENCY 400000
#define STATE_OK 0
#define STATE_ABORTED 1
/*
* TODO:
* - revisar tamanio de todos los registros (getreg/putreg)
*/
/****************************************************************************
* Private Data
****************************************************************************/
struct kinetis_i2cdev_s
{
struct i2c_master_s dev; /* Generic I2C device */
unsigned int base; /* Base address of registers */
uint16_t irqid; /* IRQ for this device */
uint32_t baseFreq; /* branch frequency */
sem_t mutex; /* Only one thread can access at a time */
sem_t wait; /* Place to wait for state machine completion */
volatile uint8_t state; /* State of state machine */
WDOG_ID timeout; /* watchdog to timeout when bus hung */
uint32_t frequency; /* Current I2C frequency */
struct i2c_msg_s *msgs; /* remaining transfers - first one is in progress */
unsigned int nmsg; /* number of transfer remaining */
uint16_t wrcnt; /* number of bytes sent to tx fifo */
uint16_t rdcnt; /* number of bytes read from rx fifo */
};
static struct kinetis_i2cdev_s g_i2c_dev;
/****************************************************************************
* Private Functions
****************************************************************************/
static int kinetis_i2c_start(struct kinetis_i2cdev_s *priv);
static void kinetis_i2c_stop(struct kinetis_i2cdev_s *priv);
static int kinetis_i2c_interrupt(int irq, FAR void *context);
static void kinetis_i2c_timeout(int argc, uint32_t arg, ...);
static void kinetis_i2c_setfrequency(struct kinetis_i2cdev_s *priv,
uint32_t frequency);
static int kinetis_i2c_transfer(FAR struct i2c_master_s *dev,
FAR struct i2c_msg_s *msgs, int count);
#ifdef CONFIG_I2C_RESET
static int kinetis_i2c_reset(FAR struct i2c_master_s * dev);
#endif
/****************************************************************************
* I2C device operations
****************************************************************************/
struct i2c_ops_s kinetis_i2c_ops =
{
.transfer = kinetis_i2c_transfer
#ifdef CONFIG_I2C_RESET
, .reset = kinetis_i2c_reset
#endif
};
/****************************************************************************
* Name: kinetis_i2c_setfrequency
*
* Description:
* Set the frequency for the next transfer
*
****************************************************************************/
static void kinetis_i2c_setfrequency(struct kinetis_i2cdev_s *priv,
uint32_t frequency)
{
if (frequency == priv->frequency) return;
/* TODO: use apropriate definitions */
#if BOARD_BUS_FREQ == 120000000
if (frequency < 400000) {
I2C0_F = I2C_F_DIV1152; // 104 kHz
} else if (frequency < 1000000) {
I2C0_F = I2C_F_DIV288; // 416 kHz
} else {
I2C0_F = I2C_F_DIV128; // 0.94 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 108000000
if (frequency < 400000) {
I2C0_F = I2C_F_DIV1024; // 105 kHz
} else if (frequency < 1000000) {
I2C0_F = I2C_F_DIV256; // 422 kHz
} else {
I2C0_F = I2C_F_DIV112; // 0.96 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 96000000
if (frequency < 400000) {
I2C0_F = I2C_F_DIV960; // 100 kHz
} else if (frequency < 1000000) {
I2C0_F = I2C_F_DIV240; // 400 kHz
} else {
I2C0_F = I2C_F_DIV96; // 1.0 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 90000000
if (frequency < 400000) {
I2C0_F = I2C_F_DIV896; // 100 kHz
} else if (frequency < 1000000) {
I2C0_F = I2C_F_DIV224; // 402 kHz
} else {
I2C0_F = I2C_F_DIV88; // 1.02 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 80000000
if (frequency < 400000) {
I2C0_F = I2C_F_DIV768; // 104 kHz
} else if (frequency < 1000000) {
I2C0_F = I2C_F_DIV192; // 416 kHz
} else {
I2C0_F = I2C_F_DIV80; // 1.0 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 72000000
if (frequency < 400000) {
I2C0_F = I2C_F_DIV640; // 112 kHz
} else if (frequency < 1000000) {
I2C0_F = I2C_F_DIV192; // 375 kHz
} else {
I2C0_F = I2C_F_DIV72; // 1.0 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 64000000
if (frequency < 400000) {
I2C0_F = I2C_F_DIV640; // 100 kHz
} else if (frequency < 1000000) {
I2C0_F = I2C_F_DIV160; // 400 kHz
} else {
I2C0_F = I2C_F_DIV64; // 1.0 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 60000000
if (frequency < 400000) {
I2C0_F = 0x2C; // 104 kHz
} else if (frequency < 1000000) {
I2C0_F = 0x1C; // 416 kHz
} else {
I2C0_F = 0x12; // 938 kHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 56000000
if (frequency < 400000) {
I2C0_F = 0x2B; // 109 kHz
} else if (frequency < 1000000) {
I2C0_F = 0x1C; // 389 kHz
} else {
I2C0_F = 0x0E; // 1 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 54000000
if (frequency < 400000) {
I2C0_F = I2C_F_DIV512; // 105 kHz
} else if (frequency < 1000000) {
I2C0_F = I2C_F_DIV128; // 422 kHz
} else {
I2C0_F = I2C_F_DIV56; // 0.96 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 48000000
if (frequency < 400000) {
I2C0_F = 0x27; // 100 kHz
} else if (frequency < 1000000) {
I2C0_F = 0x1A; // 400 kHz
} else {
I2C0_F = 0x0D; // 1 MHz
}
I2C0_FLT = 4;
#elif BOARD_BUS_FREQ == 40000000
if (frequency < 400000) {
I2C0_F = 0x29; // 104 kHz
} else if (frequency < 1000000) {
I2C0_F = 0x19; // 416 kHz
} else {
I2C0_F = 0x0B; // 1 MHz
}
I2C0_FLT = 3;
#elif BOARD_BUS_FREQ == 36000000
if (frequency < 400000) {
putreg8(0x28, KINETIS_I2C0_F); // 113 kHz
} else if (frequency < 1000000) {
putreg8(0x19, KINETIS_I2C0_F); // 375 kHz
} else {
putreg8(0x0A, KINETIS_I2C0_F); // 1 MHz
}
putreg8(3, KINETIS_I2C0_FLT);
#elif BOARD_BUS_FREQ == 24000000
if (frequency < 400000) {
I2C0_F = 0x1F; // 100 kHz
} else if (frequency < 1000000) {
I2C0_F = 0x12; // 375 kHz
} else {
I2C0_F = 0x02; // 1 MHz
}
I2C0_FLT = 2;
#elif BOARD_BUS_FREQ == 16000000
if (frequency < 400000) {
I2C0_F = 0x20; // 100 kHz
} else if (frequency < 1000000) {
I2C0_F = 0x07; // 400 kHz
} else {
I2C0_F = 0x00; // 800 MHz
}
I2C0_FLT = 1;
#elif BOARD_BUS_FREQ == 8000000
if (frequency < 400000) {
I2C0_F = 0x14; // 100 kHz
} else {
I2C0_F = 0x00; // 400 kHz
}
I2C0_FLT = 1;
#elif BOARD_BUS_FREQ == 4000000
if (frequency < 400000) {
I2C0_F = 0x07; // 100 kHz
} else {
I2C0_F = 0x00; // 200 kHz
}
I2C0_FLT = 1;
#elif BOARD_BUS_FREQ == 2000000
I2C0_F = 0x00; // 100 kHz
I2C0_FLT = 1;
#else
#error "F_BUS must be 120, 108, 96, 9, 80, 72, 64, 60, 56, 54, 48, 40, 36, 24, 16, 8, 4 or 2 MHz"
#endif
priv->frequency = frequency;
}
/****************************************************************************
* Name: kinetis_i2c_start
*
* Description:
* Initiate I2C transfer (START/RSTART + address)
*
****************************************************************************/
static int kinetis_i2c_start(struct kinetis_i2cdev_s *priv)
{
struct i2c_msg_s *msg;
msg = priv->msgs;
/* now take control of the bus */
if (getreg8(KINETIS_I2C0_C1) & I2C_C1_MST)
{
/* we are already the bus master, so send a repeated start */
putreg8(I2C_C1_IICEN | I2C_C1_MST | I2C_C1_RSTA | I2C_C1_TX, KINETIS_I2C0_C1);
}
else
{
/* we are not currently the bus master, so wait for bus ready */
while (getreg8(KINETIS_I2C0_S) & I2C_S_BUSY);
/* become the bus master in transmit mode (send start) */
putreg8(I2C_C1_IICEN | I2C_C1_MST | I2C_C1_TX, KINETIS_I2C0_C1);
}
/* wait until start condition establishes control of the bus */
while (1) {
if (getreg8(KINETIS_I2C0_S) & I2C_S_BUSY) break;
}
/* initiate actual transfer (send address) */
putreg8((I2C_M_READ & msg->flags) == I2C_M_READ ?
I2C_READADDR8(msg->addr) :
I2C_WRITEADDR8(msg->addr), KINETIS_I2C0_D);
return 0;
}
/****************************************************************************
* Name: kinetis_i2c_stop
*
* Description:
* Perform a I2C transfer stop
*
****************************************************************************/
static void kinetis_i2c_stop(struct kinetis_i2cdev_s *priv)
{
putreg8(I2C_C1_IICEN | I2C_C1_IICIE, KINETIS_I2C0_C1);
sem_post(&priv->wait);
}
/****************************************************************************
* Name: kinetis_i2c_timeout
*
* Description:
* Watchdog timer for timeout of I2C operation
*
****************************************************************************/
static void kinetis_i2c_timeout(int argc, uint32_t arg, ...)
{
struct kinetis_i2cdev_s *priv = (struct kinetis_i2cdev_s *)arg;
irqstate_t flags = enter_critical_section();
priv->state = STATE_ABORTED;
sem_post(&priv->wait);
leave_critical_section(flags);
}
/****************************************************************************
* Name: kinetis_i2c_nextmsg
*
* Description:
* Setup for the next message.
*
****************************************************************************/
void kinetis_i2c_nextmsg(struct kinetis_i2cdev_s *priv)
{
priv->nmsg--;
if (priv->nmsg > 0)
{
priv->msgs++;
sem_post(&priv->wait);
}
else
{
kinetis_i2c_stop(priv);
}
}
/****************************************************************************
* Name: kinetis_i2c_interrupt
*
* Description:
* The I2C Interrupt Handler
*
****************************************************************************/
static int kinetis_i2c_interrupt(int irq, FAR void *context)
{
struct kinetis_i2cdev_s *priv;
struct i2c_msg_s *msg;
uint32_t state;
int regval, dummy;
UNUSED(dummy);
if (irq == KINETIS_IRQ_I2C0)
{
priv = &g_i2c_dev;
}
else
{
PANIC();
}
/* get current state */
state = getreg8(KINETIS_I2C0_S);
msg = priv->msgs;
/* arbitration lost */
if (state & I2C_S_ARBL)
{
putreg8(I2C_S_IICIF | I2C_S_ARBL, KINETIS_I2C0_S);
priv->state = STATE_ABORTED;
kinetis_i2c_stop(priv);
}
else
{
/* clear interrupt */
putreg8(I2C_S_IICIF, KINETIS_I2C0_S);
regval = getreg8(KINETIS_I2C0_C1);
/* TX mode */
if (regval & I2C_C1_TX)
{
/* last write was not acknowledged */
if (state & I2C_S_RXAK)
{
priv->state = STATE_ABORTED; /* set error flag */
kinetis_i2c_stop(priv); /* send STOP */
}
else
{
/* actually intending to write */
if ((I2C_M_READ & msg->flags) == 0)
{
/* wrote everything */
if (priv->wrcnt == msg->length)
{
kinetis_i2c_nextmsg(priv); /* continue with next message */
}
else
{
putreg8(msg->buffer[priv->wrcnt], KINETIS_I2C0_D); /* Put next byte */
priv->wrcnt++;
}
}
/* actually intending to read (address was just sent) */
else
{
regval &= ~I2C_C1_TX;
putreg8(regval, KINETIS_I2C0_C1); /* go to RX mode */
dummy = getreg8(KINETIS_I2C0_D); /* dummy read to initiate reception */
}
}
}
/* RX: mode */
else
{
/* if last receiving byte */
if (priv->rdcnt == (msg->length - 1))
{
/* go to TX mode before last read, otherwise a new read is triggered */
regval |= I2C_C1_TX;
putreg8(regval, KINETIS_I2C0_C1);
msg->buffer[priv->rdcnt] = getreg8(KINETIS_I2C0_D);
priv->rdcnt++;
kinetis_i2c_nextmsg(priv);
}
/* second to last receiving byte */
else if (priv->rdcnt == (msg->length - 2))
{
/* Do not ACK any more */
regval = getreg8(KINETIS_I2C0_C1);
regval |= I2C_C1_TXAK;
putreg8(regval, KINETIS_I2C0_C1);
msg->buffer[priv->rdcnt] = getreg8(KINETIS_I2C0_D);
priv->rdcnt++;
}
else
{
msg->buffer[priv->rdcnt] = getreg8(KINETIS_I2C0_D);
priv->rdcnt++;
}
}
}
return OK;
}
/****************************************************************************
* Name: kinetis_i2c_transfer
*
* Description:
* Perform a sequence of I2C transfers
*
****************************************************************************/
static int kinetis_i2c_transfer(FAR struct i2c_master_s *dev,
FAR struct i2c_msg_s *msgs, int count)
{
struct kinetis_i2cdev_s *priv = (struct kinetis_i2cdev_s *)dev;
DEBUGASSERT(dev != NULL);
/* Get exclusive access to the I2C bus */
sem_wait(&priv->mutex);
/* Set up for the transfer */
priv->wrcnt = 0;
priv->rdcnt = 0;
priv->msgs = msgs;
priv->nmsg = count;
priv->state = STATE_OK;
/* Configure the I2C frequency.
* REVISIT: Note that the frequency is set only on the first message.
* This could be extended to support different transfer frequencies for
* each message segment.
*/
kinetis_i2c_setfrequency(priv, msgs->frequency);
/* clear the status flags */
putreg8(I2C_S_IICIF | I2C_S_ARBL, KINETIS_I2C0_S);
/* Process every message */
while (priv->nmsg && priv->state == STATE_OK)
{
/* Initiate the transfer */
kinetis_i2c_start(priv);
/* wait for transfer complete */
wd_start(priv->timeout, I2C_TIMEOUT, kinetis_i2c_timeout, 1, (uint32_t)priv);
sem_wait(&priv->wait);
wd_cancel(priv->timeout);
/* Process next message */
kinetis_i2c_nextmsg(priv);
}
/* release access to I2C bus */
sem_post(&priv->mutex);
if (priv->state != STATE_OK)
return -1;
else
return 0; /* TODO: correct? */
}
/************************************************************************************
* Name: kinetis_i2c_reset
*
* Description:
* Perform an I2C bus reset in an attempt to break loose stuck I2C devices.
*
* Input Parameters:
* dev - Device-specific state data
*
* Returned Value:
* Zero (OK) on success; a negated errno value on failure.
*
************************************************************************************/
#ifdef CONFIG_I2C_RESET
static int kinetis_i2c_reset(FAR struct i2c_master_s * dev)
{
return OK;
}
#endif /* CONFIG_I2C_RESET */
/****************************************************************************
* Public Functions
****************************************************************************/
/****************************************************************************
* Name: kinetis_i2cbus_initialize
*
* Description:
* Initialise an I2C device
*
****************************************************************************/
struct i2c_master_s *kinetis_i2cbus_initialize(int port)
{
struct kinetis_i2cdev_s *priv;
if (port > 1)
{
i2cerr("ERROR: Kinetis I2C Only suppors ports 0 and 1\n");
return NULL;
}
irqstate_t flags;
uint32_t regval;
flags = enter_critical_section();
if (port == 0)
{
priv = &g_i2c_dev;
priv->base = KINETIS_I2C0_BASE;
priv->irqid = KINETIS_IRQ_I2C0;
priv->baseFreq = BOARD_BUS_FREQ;
/* Enable clock */
regval = getreg32(KINETIS_SIM_SCGC4);
regval |= SIM_SCGC4_I2C0;
putreg32(regval, KINETIS_SIM_SCGC4);
kinetis_i2c_setfrequency(priv, I2C_DEFAULT_FREQUENCY);
/* Disable while configuring */
putreg8(0, KINETIS_I2C0_C1);
/* Configure pins */
kinetis_pinconfig(PIN_I2C0_SCL);
kinetis_pinconfig(PIN_I2C0_SDA);
/* Enable (with interrupts) */
putreg8(I2C_C1_IICEN | I2C_C1_IICIE, KINETIS_I2C0_C1);
/* High-drive select (TODO: why)? */
regval = getreg8(KINETIS_I2C0_C2);
regval |= I2C_C2_HDRS;
putreg8(regval, KINETIS_I2C0_C2);
}
else
{
return NULL;
}
leave_critical_section(flags);
sem_init(&priv->mutex, 0, 1);
sem_init(&priv->wait, 0, 0);
/* Allocate a watchdog timer */
priv->timeout = wd_create();
DEBUGASSERT(priv->timeout != 0);
/* Attach Interrupt Handler */
irq_attach(priv->irqid, kinetis_i2c_interrupt);
/* Enable Interrupt Handler */
up_enable_irq(priv->irqid);
/* Install our operations */
priv->dev.ops = &kinetis_i2c_ops;
return &priv->dev;
}
/****************************************************************************
* Name: kinetis_i2cbus_uninitialize
*
* Description:
* Uninitialise an I2C device
*
****************************************************************************/
int kinetis_i2cbus_uninitialize(FAR struct i2c_master_s * dev)
{
struct kinetis_i2cdev_s *priv = (struct kinetis_i2cdev_s *) dev;
putreg8(0, KINETIS_I2C0_C1);
up_disable_irq(priv->irqid);
irq_detach(priv->irqid);
return OK;
}
#endif /* CONFIG_KINETIS_I2C0 */

View File

@ -0,0 +1,52 @@
#ifndef __ARCH_ARM_SRC_KINETIS_KINETIS_I2C_H
#define __ARCH_ARM_SRC_KINETIS_KINETIS_I2C_H
/****************************************************************************
* Included Files
****************************************************************************/
#include <nuttx/config.h>
#include <nuttx/i2c/i2c_master.h>
#include "chip/kinetis_i2c.h"
/****************************************************************************
* Public Function Prototypes
****************************************************************************/
/****************************************************************************
* Name: kinetis_i2cbus_initialize
*
* Description:
* Initialize the selected I2C port. And return a unique instance of struct
* struct i2c_master_s. This function may be called to obtain multiple
* instances of the interface, each of which may be set up with a
* different frequency and slave address.
*
* Input Parameter:
* Port number (for hardware that has multiple I2C interfaces)
*
* Returned Value:
* Valid I2C device structure reference on succcess; a NULL on failure
*
****************************************************************************/
FAR struct i2c_master_s *kinetis_i2cbus_initialize(int port);
/****************************************************************************
* Name: kinetis_i2cbus_uninitialize
*
* Description:
* De-initialize the selected I2C port, and power down the device.
*
* Input Parameter:
* Device structure as returned by the lpc43_i2cbus_initialize()
*
* Returned Value:
* OK on success, ERROR when internal reference count mismatch or dev
* points to invalid hardware device.
*
****************************************************************************/
int kinetis_i2cbus_uninitialize(FAR struct i2c_master_s *dev);
#endif /* __ARCH_ARM_SRC_KINETIS_KINETIS_I2C_H */

View File

@ -232,6 +232,20 @@
# define PIN_UART0_TX PIN_UART1_TX_1
#endif
#ifdef CONFIG_KINETIS_I2C0
#ifndef CONFIG_TEENSY_3X_I2C_ALT_PINS
# define PIN_I2C0_SCL (PIN_I2C0_SCL_1 | PIN_ALT2_OPENDRAIN | PIN_ALT2_SLOW | PIN_ALT2_HIGHDRIVE)
# define PIN_I2C0_SDA (PIN_I2C0_SDA_1 | PIN_ALT2_OPENDRAIN | PIN_ALT2_SLOW | PIN_ALT2_HIGHDRIVE)
#else
# define PIN_I2C0_SCL (PIN_I2C0_SCL_2 | PIN_ALT2_OPENDRAIN | PIN_ALT2_SLOW | PIN_ALT2_HIGHDRIVE)
# define PIN_I2C0_SDA (PIN_I2C0_SDA_2 | PIN_ALT2_OPENDRAIN | PIN_ALT2_SLOW | PIN_ALT2_HIGHDRIVE)
#endif
#endif
#ifdef CONFIG_KINETIS_I2C1
#error I2C1 not currently supported
#endif
/************************************************************************************
* Public Data
************************************************************************************/

View File

@ -8,19 +8,19 @@
#
# CONFIG_EXPERIMENTAL is not set
# CONFIG_DEFAULT_SMALL is not set
# CONFIG_HOST_LINUX is not set
CONFIG_HOST_LINUX=y
# CONFIG_HOST_OSX is not set
CONFIG_HOST_WINDOWS=y
# CONFIG_HOST_WINDOWS is not set
# CONFIG_HOST_OTHER is not set
# CONFIG_WINDOWS_NATIVE is not set
CONFIG_WINDOWS_CYGWIN=y
# CONFIG_WINDOWS_CYGWIN is not set
# CONFIG_WINDOWS_MSYS is not set
# CONFIG_WINDOWS_OTHER is not set
#
# Build Configuration
#
# CONFIG_APPS_DIR="../apps"
CONFIG_APPS_DIR="../apps"
CONFIG_BUILD_FLAT=y
# CONFIG_BUILD_2PASS is not set
@ -140,13 +140,16 @@ CONFIG_ARM_HAVE_MPU_UNIFIED=y
# CONFIG_ARMV7M_HAVE_ITCM is not set
# CONFIG_ARMV7M_HAVE_DTCM is not set
# CONFIG_ARMV7M_TOOLCHAIN_IARW is not set
# CONFIG_ARMV7M_TOOLCHAIN_IARL is not set
# CONFIG_ARMV7M_TOOLCHAIN_ATOLLIC is not set
# CONFIG_ARMV7M_TOOLCHAIN_BUILDROOT is not set
# CONFIG_ARMV7M_TOOLCHAIN_CODEREDL is not set
# CONFIG_ARMV7M_TOOLCHAIN_CODEREDW is not set
# CONFIG_ARMV7M_TOOLCHAIN_CODESOURCERYL is not set
# CONFIG_ARMV7M_TOOLCHAIN_CODESOURCERYW is not set
# CONFIG_ARMV7M_TOOLCHAIN_DEVKITARM is not set
# CONFIG_ARMV7M_TOOLCHAIN_GNU_EABIL is not set
CONFIG_ARMV7M_TOOLCHAIN_GNU_EABIW=y
CONFIG_ARMV7M_TOOLCHAIN_GNU_EABIL=y
# CONFIG_ARMV7M_TOOLCHAIN_GNU_EABIW is not set
# CONFIG_ARMV7M_TOOLCHAIN_RAISONANCE is not set
# CONFIG_ARMV7M_HAVE_STACKCHECK is not set
# CONFIG_ARMV7M_ITMSYSLOG is not set
@ -176,9 +179,17 @@ CONFIG_ARCH_CHIP_MK20DX256VLH7=y
# CONFIG_ARCH_CHIP_MK60N512VMD100 is not set
# CONFIG_ARCH_CHIP_MK60X256VLQ100 is not set
# CONFIG_ARCH_CHIP_MK60X256VMD100 is not set
# CONFIG_ARCH_CHIP_MK64FN1M0VLL12 is not set
# CONFIG_ARCH_CHIP_MK64FX512VLL12 is not set
# CONFIG_ARCH_CHIP_MK64FX512VDC12 is not set
# CONFIG_ARCH_CHIP_MK64FN1M0VDC12 is not set
# CONFIG_ARCH_CHIP_MK64FX512VLQ12 is not set
# CONFIG_ARCH_CHIP_MK64FX512VMD12 is not set
# CONFIG_ARCH_CHIP_MK64FN1M0VMD12 is not set
CONFIG_ARCH_FAMILY_K20=y
# CONFIG_ARCH_FAMILY_K40 is not set
# CONFIG_ARCH_FAMILY_K60 is not set
# CONFIG_ARCH_FAMILY_K64 is not set
#
# Kinetis Peripheral Support
@ -304,12 +315,12 @@ CONFIG_ARCH_BOARD="teensy-3.x"
#
CONFIG_ARCH_HAVE_LEDS=y
CONFIG_ARCH_LEDS=y
CONFIG_NSH_MMCSDMINOR=0
#
# Board-Specific Options
#
# CONFIG_TEENSY_3X_OVERCLOCK is not set
# CONFIG_BOARD_CRASHDUMP is not set
# CONFIG_LIB_BOARDCTL is not set
#
@ -328,6 +339,7 @@ CONFIG_DISABLE_OS_API=y
CONFIG_USEC_PER_TICK=10000
# CONFIG_SYSTEM_TIME64 is not set
# CONFIG_CLOCK_MONOTONIC is not set
# CONFIG_ARCH_HAVE_TIMEKEEPING is not set
# CONFIG_JULIAN_TIME is not set
CONFIG_START_YEAR=2011
CONFIG_START_MONTH=12
@ -420,6 +432,7 @@ CONFIG_PTHREAD_STACK_DEFAULT=2048
CONFIG_DISABLE_POLL=y
CONFIG_DEV_NULL=y
# CONFIG_DEV_ZERO is not set
# CONFIG_DEV_URANDOM is not set
# CONFIG_DEV_LOOP is not set
#
@ -457,7 +470,12 @@ CONFIG_SPI_EXCHANGE=y
# CONFIG_VIDEO_DEVICES is not set
# CONFIG_BCH is not set
# CONFIG_INPUT is not set
#
# IO Expander/GPIO Support
#
# CONFIG_IOEXPANDER is not set
# CONFIG_DEV_GPIO is not set
#
# LCD Driver Support
@ -530,8 +548,10 @@ CONFIG_UART0_2STOP=0
# CONFIG_UART0_IFLOWCONTROL is not set
# CONFIG_UART0_OFLOWCONTROL is not set
# CONFIG_UART0_DMA is not set
# CONFIG_PSEUDOTERM is not set
# CONFIG_USBDEV is not set
# CONFIG_USBHOST is not set
# CONFIG_HAVE_USBTRACE is not set
# CONFIG_DRIVERS_WIRELESS is not set
#
@ -546,6 +566,7 @@ CONFIG_SYSLOG_SERIAL_CONSOLE=y
CONFIG_SYSLOG_CONSOLE=y
# CONFIG_SYSLOG_NONE is not set
# CONFIG_SYSLOG_FILE is not set
# CONFIG_SYSLOG_CHARDEV is not set
#
# Networking Support
@ -658,6 +679,7 @@ CONFIG_ARCH_HAVE_TLS=y
# CONFIG_LIB_CRC64_FAST is not set
# CONFIG_LIB_KBDCODEC is not set
# CONFIG_LIB_SLCDCODEC is not set
# CONFIG_LIB_HEX2BIN is not set
#
# Basic CXX Support
@ -683,7 +705,6 @@ CONFIG_BUILTIN_PROXY_STACKSIZE=1024
#
# CONFIG_EXAMPLES_CHAT is not set
# CONFIG_EXAMPLES_CONFIGDATA is not set
# CONFIG_EXAMPLES_CPUHOG is not set
# CONFIG_EXAMPLES_DHCPD is not set
# CONFIG_EXAMPLES_ELF is not set
# CONFIG_EXAMPLES_FTPC is not set
@ -700,16 +721,15 @@ CONFIG_BUILTIN_PROXY_STACKSIZE=1024
# CONFIG_EXAMPLES_NRF24L01TERM is not set
CONFIG_EXAMPLES_NSH=y
# CONFIG_EXAMPLES_NULL is not set
# CONFIG_EXAMPLES_NX is not set
# CONFIG_EXAMPLES_NXFFS is not set
# CONFIG_EXAMPLES_NXHELLO is not set
# CONFIG_EXAMPLES_NXIMAGE is not set
# CONFIG_EXAMPLES_NX is not set
# CONFIG_EXAMPLES_NXLINES is not set
# CONFIG_EXAMPLES_NXTERM is not set
# CONFIG_EXAMPLES_NXTEXT is not set
# CONFIG_EXAMPLES_OSTEST is not set
# CONFIG_EXAMPLES_PCA9635 is not set
# CONFIG_EXAMPLES_PIPE is not set
# CONFIG_EXAMPLES_POSIXSPAWN is not set
# CONFIG_EXAMPLES_PPPD is not set
# CONFIG_EXAMPLES_RGBLED is not set
@ -816,7 +836,6 @@ CONFIG_NSH_DISABLE_LOSMART=y
# CONFIG_NSH_DISABLE_LS is not set
# CONFIG_NSH_DISABLE_MB is not set
# CONFIG_NSH_DISABLE_MKDIR is not set
# CONFIG_NSH_DISABLE_MKFIFO is not set
# CONFIG_NSH_DISABLE_MKRD is not set
# CONFIG_NSH_DISABLE_MH is not set
# CONFIG_NSH_DISABLE_MOUNT is not set
@ -838,6 +857,7 @@ CONFIG_NSH_DISABLE_LOSMART=y
# CONFIG_NSH_DISABLE_USLEEP is not set
# CONFIG_NSH_DISABLE_WGET is not set
# CONFIG_NSH_DISABLE_XD is not set
CONFIG_NSH_MMCSDMINOR=0
#
# Configure Command Options
@ -878,7 +898,7 @@ CONFIG_NSH_CONSOLE=y
# CONFIG_SYSTEM_CLE is not set
# CONFIG_SYSTEM_CUTERM is not set
# CONFIG_SYSTEM_FREE is not set
# CONFIG_LIB_HEX2BIN is not set
# CONFIG_SYSTEM_HEX2BIN is not set
# CONFIG_SYSTEM_HEXED is not set
# CONFIG_SYSTEM_INSTALL is not set
# CONFIG_SYSTEM_RAMTEST is not set

View File

@ -36,7 +36,7 @@
-include $(TOPDIR)/Make.defs
ASRCS =
CSRCS = k20_boot.c k20_spi.c
CSRCS = k20_boot.c k20_spi.c k20_i2c.c
ifeq ($(CONFIG_ARCH_LEDS),y)
CSRCS += k20_autoleds.c

View File

@ -0,0 +1,46 @@
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include <stdint.h>
#include <stdbool.h>
#include <debug.h>
#include <nuttx/i2c/i2c_master.h>
#include <arch/board/board.h>
#include "up_arch.h"
#include "chip.h"
#include "kinetis.h"
#include "teensy-3x.h"
#include "kinetis_i2c.h"
#if defined(CONFIG_KINETIS_I2C0) || defined(CONFIG_KINETIS_I2C1)
/************************************************************************************
* Public Functions
************************************************************************************/
/************************************************************************************
* Name: kinetis_i2cdev_initialize
*
* Description:
* Called to configure I2C
*
************************************************************************************/
void weak_function kinetis_i2cdev_initialize(void)
{
#if defined(CONFIG_KINETIS_I2C0)
kinetis_i2cbus_initialize(0);
#endif
#if defined(CONFIG_KINETIS_I2C1)
kinetis_i2cbus_initialize(1);
#endif
}
#endif /* CONFIG_KINETIS_I2C0 || CONFIG_KINETIS_I2C1 */

View File

@ -92,6 +92,16 @@
extern void weak_function kinetis_spidev_initialize(void);
/************************************************************************************
* Name: kinetis_i2cdev_initialize
*
* Description:
* Called to configure I2C
*
************************************************************************************/
extern void weak_function kinetis_i2cdev_initialize(void);
/************************************************************************************
* Name: kinetis_usbinitialize
*