sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

SAMA5 I2S: Driver is code complete, untested and subject to some rethinking

Browse Source
This commit is contained in:
Gregory Nutt 2013-11-09 13:08:20 -06:00
parent 1ee17b5b19
commit e746a3d574
2 changed files with 862 additions and 363 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
arch/arm/src/sama5/Kconfig
View File

@ -1402,7 +1402,8 @@ config SAMA5_SSC0_DATALEN
int "Data width (bits)"
default 16
---help---
Data width in bits.
Data width in bits. This is a default value and may be change
via the I2S interface
config SAMA5_SSC0_RX
bool "Enable I2C receiver"
@ -1516,16 +1517,16 @@ endchoice # Receiver output clock
endif # !SAMA5_SSC0_TX_TKINPUT
endif # SAMA5_SSC0_TX
config SAMA5_SSC0_MCKDIV_FREQUENCY
config SAMA5_SSC0_MCKDIV_SAMPLERATE
int "Internal transmitter clock frequency"
default 100
depends on SAMA5_SSC0_RX_MCKDIV || SAMA5_SSC0_TX_MCKDIV
---help---
If the either the receiver or transmitter clock is provided by MCK/2 divided
down, then the target frequency must be provided. The SSC driver will
determine the best divider to obtain that frequency (up to 4095). If the
frequency is too low to be obtained by dividing down the MCK/2, a compile
time error will occur.
down, then the samplerate must be provided. The bitrate will be the product
of the sample rate and the data width. The SSC driver will determine the best
divider to obtain that bitrate (up to 4095). If the bitrate can be realized
by dividing down the MCK/2, a compile time error will occur.
endif # SAMA5_SSC0
@ -1542,7 +1543,8 @@ config SAMA5_SSC1_DATALEN
int "Data width (bits)"
default 16
---help---
Data width in bits.
Data width in bits. This is a default value and may be change
via the I2S interface
config SAMA5_SSC1_RX
bool "Enable I2C receiver"
@ -1656,16 +1658,16 @@ endchoice # Receiver output clock
endif # !SAMA5_SSC1_TX_TKINPUT
endif # SAMA5_SSC1_TX
config SAMA5_SSC1_MCKDIV_FREQUENCY
config SAMA5_SSC1_MCKDIV_SAMPLERATE
int "Internal transmitter clock frequency"
default 100
depends on SAMA5_SSC1_RX_MCKDIV || SAMA5_SSC1_TX_MCKDIV
---help---
If the either the receiver or transmitter clock is provided by MCK/2 divided
down, then the target frequency must be provided. The SSC driver will
determine the best divider to obtain that frequency (up to 4095). If the
frequency is too low to be obtained by dividing down the MCK/2, a compile
time error will occur.
down, then the samplerate must be provided. The bitrate will be the product
of the sample rate and the data width. The SSC driver will determine the best
divider to obtain that bitrate (up to 4095). If the bitrate can be realized
by dividing down the MCK/2, a compile time error will occur.
endif # SAMA5_SSC1

1199
arch/arm/src/sama5/sam_ssc.c
View File

File diff suppressed because it is too large Load Diff