sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Update README

Browse Source
This commit is contained in:
Gregory Nutt 2016-11-12 15:51:14 -06:00
parent f22c41c7cd
commit e87f1360c6
1 changed files with 33 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

45
configs/esp32-core/README.txt
View File

@ -83,9 +83,27 @@ ESP32 Toolchain
Memory Map Memory Map
========== ==========
Embedded Memory Address Mapping
--------------- ----------- ---------- ---------- --------------- ---------------
BUS TYPE START LAST DESCRIPTION NOTES BUS TYPE START LAST DESCRIPTION NOTES
----------- ---------- ---------- --------------- ---------------
0x00000000 0x3F3FFFFF Reserved
Data 0x3F400000 0x3F7FFFFF External Memory
Data 0x3F800000 0x3FBFFFFF External Memory
0x3FC00000 0x3FEFFFFF Reserved
Data 0x3FF00000 0x3FF7FFFF Peripheral
Data 0x3FF80000 0x3FFFFFFF Embedded Memory
Instruction 0x40000000 0x400C1FFF Embedded Memory
Instruction 0x400C2000 0x40BFFFFF External Memory
0x40C00000 0x4FFFFFFF Reserved
Data / 0x50000000 0x50001FFF Embedded Memory
Instruction
0x50002000 0xFFFFFFFF Reserved
Embedded Memory
----------- ---------- ---------- --------------- ---------------
BUS TYPE START LAST DESCRIPTION NOTES
----------- ---------- ---------- --------------- ---------------
Data 0x3ff80000 0x3ff81fff RTC FAST Memory PRO_CPU Only Data 0x3ff80000 0x3ff81fff RTC FAST Memory PRO_CPU Only
0x3ff82000 0x3ff8ffff Reserved 0x3ff82000 0x3ff8ffff Reserved
Data 0x3ff90000 0x3ff9ffff Internal ROM 1 Data 0x3ff90000 0x3ff9ffff Internal ROM 1
@ -94,8 +112,9 @@ Memory Map
Data 0x3ffe0000 0x3fffffff Internal SRAM 1 DMA Data 0x3ffe0000 0x3fffffff Internal SRAM 1 DMA
Boundary Address Boundary Address
---------------- ----------- ---------- ---------- --------------- ---------------
BUS TYPE START LAST DESCRIPTION NOTES BUS TYPE START LAST DESCRIPTION NOTES
----------- ---------- ---------- --------------- ---------------
Instruction 0x40000000 0x40007fff Internal ROM 0 Remap Instruction 0x40000000 0x40007fff Internal ROM 0 Remap
Instruction 0x40008000 0x4005ffff Internal ROM 0 Instruction 0x40008000 0x4005ffff Internal ROM 0
0x40060000 0x4006ffff Reserved 0x40060000 0x4006ffff Reserved
@ -109,8 +128,9 @@ Memory Map
Instruction Instruction
External Memory External Memory
--------------- ----------- ---------- ---------- --------------- ---------------
BUS TYPE START LAST DESCRIPTION NOTES BUS TYPE START LAST DESCRIPTION NOTES
----------- ---------- ---------- --------------- ---------------
Data 0x3f400000 0x3f7fffff External Flash Read Data 0x3f400000 0x3f7fffff External Flash Read
Data 0x3f800000 0x3fbfffff External SRAM Read and Write Data 0x3f800000 0x3fbfffff External SRAM Read and Write
@ -119,14 +139,15 @@ Memory Map
Instruction 0x400c2000 0x40bfffff 11512 KB External Flash Read Instruction 0x400c2000 0x40bfffff 11512 KB External Flash Read
Linker Segments Linker Segments
--------------- ------------------ ---------- ---------- ---- ----------------------------
DESCRIPTION START END ATTR LINKER SEGMENT NAME DESCRIPTION START END ATTR LINKER SEGMENT NAME
FLASH mapped data: 0x3f400010 - 0x3fc00010 R dram_0_seg ------------------ ---------- ---------- ---- ----------------------------
COMMON data RAM: 0x3ffb0000 - 0x40000000 RW dram_0_seg (NOTE 1,2) FLASH mapped data: 0x3f400010 0x3fc00010 R dram_0_seg
IRAM for PRO cpu: 0x40080000 - 0x400a0000 RX iram0_0_seg COMMON data RAM: 0x3ffb0000 0x40000000 RW dram_0_seg (NOTE 1,2)
RTC fast memory: 0x400c0000 - 0x400c2000 RWX rtc_iram_seg IRAM for PRO cpu: 0x40080000 0x400a0000 RX iram0_0_seg
FLASH: 0x400d0018 - 0x40400018 RX iram0_2_seg (actually FLASH) RTC fast memory: 0x400c0000 0x400c2000 RWX rtc_iram_seg
RTC slow memory: 0x50000000 - 0x50001000 RW rtc_slow_seg (NOTE 3) FLASH: 0x400d0018 0x40400018 RX iram0_2_seg (actually FLASH)
RTC slow memory: 0x50000000 0x50001000 RW rtc_slow_seg (NOTE 3)
NOTE 1: Linker script will reserved space at the beginning of the segment NOTE 1: Linker script will reserved space at the beginning of the segment
for BT and at the end for trace memory. for BT and at the end for trace memory.