board: nucleo-l432kc: Add missing TIM1 CH3, CH4 pin definition
This commit is contained in:
parent
9aa3edc11e
commit
f7295dd434
@ -227,14 +227,20 @@
|
||||
/* PWM output for full bridge, uses config 1, because port E is N/A on QFP64
|
||||
* CH1 | 1(A8) 2(E9)
|
||||
* CH2 | 1(A9) 2(E11)
|
||||
* CH3 | 1(A10) 2(E10)
|
||||
* CH4 | 1(A11) 2(E14)
|
||||
* CHN1 | 1(A7) 2(B13) 3(E8)
|
||||
* CHN2 | 1(B0) 2(B14) 3(E10)
|
||||
* CHN3 | 1(B1) 2(B15) 3(E12)
|
||||
*/
|
||||
|
||||
#define GPIO_TIM1_CH1OUT GPIO_TIM1_CH1OUT_1
|
||||
#define GPIO_TIM1_CH1NOUT GPIO_TIM1_CH1N_1
|
||||
#define GPIO_TIM1_CH2OUT GPIO_TIM1_CH2OUT_1
|
||||
#define GPIO_TIM1_CH2NOUT GPIO_TIM1_CH2N_1
|
||||
#define GPIO_TIM1_CH3OUT GPIO_TIM1_CH3OUT_1
|
||||
#define GPIO_TIM1_CH3NOUT GPIO_TIM1_CH3OUT_1
|
||||
#define GPIO_TIM1_CH4OUT GPIO_TIM1_CH4OUT_1
|
||||
|
||||
/* LPTIM2 PWM output
|
||||
* REVISIT : Add support for the other clock sources, LSE, LSI and HSI
|
||||
|
Loading…
Reference in New Issue
Block a user