PIC32MZ: Fix some PLL setup logic
This commit is contained in:
parent
40f40dad5a
commit
f7651a5c6e
@ -59,7 +59,7 @@
|
|||||||
|
|
||||||
/* Oscillator modes */
|
/* Oscillator modes */
|
||||||
|
|
||||||
#define BOARD_FNOSC_POSC 1 /* Use primary oscillator */
|
#define BOARD_FNOSC_SPLL 1 /* Use system PLL */
|
||||||
#define BOARD_POSC_HSMODE 1 /* High-speed crystal (HS) mode */
|
#define BOARD_POSC_HSMODE 1 /* High-speed crystal (HS) mode */
|
||||||
|
|
||||||
/* PLL configuration and resulting CPU clock.
|
/* PLL configuration and resulting CPU clock.
|
||||||
|
Loading…
Reference in New Issue
Block a user