Gregory Nutt
|
02bb1d69b8
|
Add support for the STM32152 and STM32162 Medium+ density parts (plus miscellaneous other improvements to the original STM32151 logic). From Jussi Kivilinna and Sami Pelkonen
|
2014-05-08 09:20:11 -06:00 |
|
Gregory Nutt
|
af2bb81ac2
|
Add serial method so that lower half driver can provide RX flow control information. From Jussi Kivilinna
|
2014-05-08 09:00:33 -06:00 |
|
Gregory Nutt
|
1cc859405e
|
STM32: Rename pinmap.h files to better reflect the chip naming conventions
|
2014-05-07 13:05:12 -06:00 |
|
Gregory Nutt
|
6e9df4d5ab
|
STM32: Fix STM32F100CB pin configuration (from Kosma Moczek); and make chip naming a little more consistent
|
2014-05-07 12:54:27 -06:00 |
|
Gregory Nutt
|
1636d7cb2f
|
Ooops... last (cosmetic) changes were still in the editor
|
2014-05-06 15:00:39 -06:00 |
|
Gregory Nutt
|
422a9c9bfd
|
Optimized memcpy() functin for the ARMv7-A from David Sidrane
|
2014-05-06 14:58:48 -06:00 |
|
Gregory Nutt
|
a1871c7045
|
STM32: Add more complication to STM32 Kconfig so the correct RNG and ETHMAC options presented for the F401RE. There are still invalid peripheral options being presented
|
2014-05-06 11:35:13 -06:00 |
|
Gregory Nutt
|
ca31e38f7b
|
Nucleo-F401RE: With these changes and the changes from previous commits, the basic Nucleo-F401RE NSH configuration is working.
|
2014-05-06 11:07:10 -06:00 |
|
Gregory Nutt
|
acd40e73aa
|
The Nucleo-F401RE has no on-board cystal and, hence, must use the on-chip HSI oscillator for the PLL include clock
|
2014-05-06 10:01:02 -06:00 |
|
Gregory Nutt
|
bfa9df89e2
|
STM32: Add more complication to STM32 Kconfig so the correct ADC and CAN options presented for the F401RE. There are still invalid peripheral options being presented
|
2014-05-06 08:32:21 -06:00 |
|
Gregory Nutt
|
27d3a4962a
|
STM32: Add some complication to STM32 Kconfig so the correct USART and TIM options are presented for the F401RE. There are still invalid peripheral options being presented
|
2014-05-05 17:59:07 -06:00 |
|
Gregory Nutt
|
f72a873af9
|
Add SAM3/4 RTT driver. From Bob Doiron
|
2014-05-05 14:35:37 -06:00 |
|
Gregory Nutt
|
449ad68fa1
|
Correct some typos in STM32 RCC header files noted by Ramtin Amin
|
2014-05-05 07:23:26 -06:00 |
|
Gregory Nutt
|
42432ab1d0
|
STM32 F401 has no CCM memory
|
2014-04-30 16:49:39 -06:00 |
|
Gregory Nutt
|
d7b261eb46
|
Fix configuration for F401: It has has FSMC and so the option should not be offered. But there are many more options available for the F401 that should be availalbe: CAN, nonexistent timers, etc. These will all need to be addressed
|
2014-04-30 16:12:36 -06:00 |
|
Gregory Nutt
|
e317cef653
|
The CONFIG_SYSTEMTICK_EXTCLK selection should only be available on systems that support it
|
2014-04-30 15:32:06 -06:00 |
|
Gregory Nutt
|
f804bf80e5
|
Updated system timer logic from Bob Doiron
|
2014-04-30 14:46:26 -06:00 |
|
Gregory Nutt
|
91d94a0b03
|
SAM3/4: Enhanced timer/counter driver from Bob Doiron
|
2014-04-30 14:10:02 -06:00 |
|
Gregory Nutt
|
8be212ccc3
|
Nucleo-F401RE: Fix memory usage
|
2014-04-30 08:20:30 -06:00 |
|
Gregory Nutt
|
b252889270
|
ARMv7-M: Add FPU-related CFLAG settings for the CodeSourcery of Linux toolchain
|
2014-04-29 15:02:34 -06:00 |
|
Gregory Nutt
|
d43b12c1e1
|
Sourceforge patch #40. Fix some conditional logic in clock configuration. From Luciano Neri
|
2014-04-29 11:32:33 -06:00 |
|
Gregory Nutt
|
de7136e69b
|
STM32: More places where up_prioritize_irq is called when CONFIG_ARCH_IRQPRIO is not defined. Sourceforge ticket #26
|
2014-04-28 07:07:47 -06:00 |
|
Gregory Nutt
|
ae82fa65a6
|
Fix spelling, only one t in exiting
|
2014-04-27 15:49:38 -06:00 |
|
Gregory Nutt
|
1745e978fb
|
Sourceforge ticket #26: STM32 up_prioritize_irq should not be called if CONFIG_ARCH_IRQPRIO is not defined
|
2014-04-25 16:23:00 -06:00 |
|
Gregory Nutt
|
0bf091f2a0
|
STM32 dmapreflight method must be conditioned on CONFIG_SDIO_PREFLIGHT. From Pelle Windestam
|
2014-04-25 07:22:14 -06:00 |
|
Gregory Nutt
|
e4fd434a60
|
Cosmetic update to comments and README files
|
2014-04-24 12:44:30 -06:00 |
|
Gregory Nutt
|
0d2e525bd4
|
Updated comments; minor correction in some naming
|
2014-04-23 14:46:39 -06:00 |
|
Gregory Nutt
|
f62eef1af6
|
Fix Bob's name in as many places as possible; Make sure that Bob is an author in as many files as I can think of (might be missing a few)
|
2014-04-22 13:42:38 -06:00 |
|
Gregory Nutt
|
9bd0102aae
|
Nucleo F401RE: Remove PX4 cruft that can in with the port
|
2014-04-22 12:18:08 -06:00 |
|
Gregory Nutt
|
6e72b0fb0f
|
Back out a bad change in the last commit + add missing SAM4S Xplained Pro file
|
2014-04-22 11:04:31 -06:00 |
|
Gregory Nutt
|
6e94a4e1e2
|
Misc changes to get a clean compilation after incorporating all of Bob Doison's changes
|
2014-04-22 10:38:08 -06:00 |
|
Gregory Nutt
|
9f9f790d0a
|
SAM3/4 T/C driver updated to get closer to coding standard
|
2014-04-22 09:10:32 -06:00 |
|
Gregory Nutt
|
75f64beb80
|
Various SAM4S related fixes, mostely related to the timer driver driver and the SAM4S timer/counter. All from Bob Doisin
|
2014-04-22 09:01:20 -06:00 |
|
Gregory Nutt
|
d09c57eade
|
examples/serialrx added by Bob Doison
|
2014-04-22 08:40:48 -06:00 |
|
Gregory Nutt
|
13292c70c2
|
Misc SAM4S-related changes from Bob Doison
|
2014-04-21 19:32:15 -06:00 |
|
Gregory Nutt
|
f52ff8cf7b
|
SAM3/4: Add watchdog timer support. From Bob Doisin
|
2014-04-21 19:10:06 -06:00 |
|
Gregory Nutt
|
5eadd8df7a
|
SAM3/4: Support for PDC based HSMCI ADMA from Bob Doiron
|
2014-04-21 17:18:30 -06:00 |
|
Gregory Nutt
|
b0f4941c77
|
SAM4S: Fix error in macro that disabled peripheral clocking. From Bob Doiron
|
2014-04-21 17:06:01 -06:00 |
|
Gregory Nutt
|
d16ea614e9
|
SAM3/4 RTC driver from Bob Doiron
|
2014-04-21 17:04:22 -06:00 |
|
Gregory Nutt
|
44e7688151
|
SAM3/4 RTC driver from Bob Doiron
|
2014-04-21 17:03:57 -06:00 |
|
Gregory Nutt
|
162662a290
|
Add support for the STM32F041RE and for the Nucleo-F401RE board. From Frank Bennett
|
2014-04-20 13:42:23 -06:00 |
|
Gregory Nutt
|
235de5c573
|
ST32: Make selection of SDIO interrupt priority essentially impossible
|
2014-04-19 08:05:49 -06:00 |
|
Gregory Nutt
|
c575c00147
|
LPC17xx: Prioritized interrupts are not supported (although hooks are present to prioritize interrupts). Make LPC17 Ethernet default priority to be the system default, not the highest. If the unsupported feature is enabled, then at least it should do no harm
|
2014-04-19 07:56:59 -06:00 |
|
Gregory Nutt
|
a1b862580b
|
Fix an error introduced in the last commit
|
2014-04-19 07:54:52 -06:00 |
|
Gregory Nutt
|
6f26d834b6
|
LPC17xx, TIVA, and Kinetis interrupt initialization: use the NVIC ICTR register to determine how many interrupt lines/registers are supported by the MCU
|
2014-04-17 14:51:53 -06:00 |
|
Gregory Nutt
|
99639f2d48
|
SAM3/4 Interrupt initialization. Default interrupt priority not being set correctly
|
2014-04-17 14:02:22 -06:00 |
|
Gregory Nutt
|
a61c58d50a
|
STM32 OTGFS Host: If OTGFS_HCCHAR_ODDFRM is not goint to be set, then it should be cleared
|
2014-04-17 11:16:58 -06:00 |
|
Gregory Nutt
|
6492446ac8
|
STM32 OTGFS Host: Changes from Leo for low-speed devices and interrupt endpoints
|
2014-04-17 10:52:27 -06:00 |
|
Gregory Nutt
|
0954437084
|
SAMA5 EMAC: Missing right parens from last change. Noted by Luciano Neri
|
2014-04-17 09:02:55 -06:00 |
|
Gregory Nutt
|
ebf221945c
|
Move the un-definitions of __ramfuncs__ from the sam_clockconfig.c to the common up_internal.h header file so that the attribute will be applied the same to function definitions and prototypes.
|
2014-04-17 08:56:20 -06:00 |
|