Gregory Nutt
12148f0e33
Merged in paulpatience/nuttx/stm32 (pull request #180 )
...
STM32: Forgot to update chip.h for STM32F303x[BC]'s 4 ADCs
2016-12-24 20:20:39 -06:00
Gregory Nutt
efb86382c3
SMP: Back out deferred IRQ locking. This was accidentally merged into master and it looks like it is going to be more work than I thought to get it working again. Changes will go to the irqlock branch.
2016-12-24 19:53:37 -06:00
Gregory Nutt
b262c6be91
Merge remote-tracking branch 'origin/master' into irqlock
2016-12-23 13:09:11 -06:00
Gregory Nutt
f3d755c16f
Some trivial, cosmetic changes for irqlock branch
2016-12-23 13:04:33 -06:00
Frank Benkert
29cf2eb342
AMV7: CAN: Make delete_filter functions more robust
2016-12-23 11:45:21 -06:00
Gregory Nutt
729ee7c099
ARMv7-A: Small improvement to some register handling in context restoration.
2016-12-23 11:13:18 -06:00
Gregory Nutt
d9ef0e86fb
Fix a couple of errors in the last commit
2016-12-23 10:45:13 -06:00
Gregory Nutt
c00a1870d7
Implement deferred IRQ locking. Adds support for ARMv7-A.
2016-12-23 10:17:36 -06:00
Gregory Nutt
e6fff09ef8
Implement deferred IRQ locking. So far only form ARMv7-M.
2016-12-23 07:55:41 -06:00
Gregory Nutt
fb146abee0
All CMP platforms: Apply same fix verified on other platforms found on Xtensa.
2016-12-21 14:04:09 -06:00
Gregory Nutt
5666bf30a7
Review of last PR
2016-12-20 07:08:46 -06:00
Young
07b70fcc20
Improve the PWM logs
2016-12-20 17:05:51 +08:00
Young
9d355e12d5
Support indefinite number of pulses generation in PULSECOUNT mode
2016-12-20 14:08:31 +08:00
Young
e35406f7d6
Support PWM_PULSECOUNT feature for TI tiva
2016-12-20 13:20:04 +08:00
David Sidrane
ec85425041
STM32: Fix some STM32F7 copy paste errors
2016-12-17 08:31:12 -06:00
Gregory Nutt
4795d58e03
Back out most of 46dbbe837e. The order is correct -- or, rather, the order is the same as the order that response data is provided. Change the order will break all other drivers.
2016-12-15 07:16:24 -06:00
Gregory Nutt
f063e4c5ac
Remove Calypso architecture support and support for Calypso SERCOMM driver.
2016-12-13 18:35:52 -06:00
Gregory Nutt
c83da3c48f
Remove minnsh configurations and support logic: up_getc() and lowinstream.
...
This was an interesting exercise to see just how small you could get NuttX, but otherwise it was not useful: (1) the NSH code violated the OS interface layer by callup up_getc and up_putc directly, and (2) while waiting for character input, NSH would call up_getc() which would hog all of the CPU. NOt a reasonably solution other than as a proof of concept.
2016-12-13 18:01:23 -06:00
Gregory Nutt
26560cb9e1
i.MX6: Remove non-cached, inter-cpu memory region. Not a useful concept.
2016-12-13 16:59:50 -06:00
Frank Benkert
a36ed28790
SAMV7: MCAN: Prevent Interrupt-Flooding of ACKE when not connected to CAN-BUS. An Acknowledge-Error will occur every time no other CAN Node acknowledges the message sent. This will also occur if the device is not connected to the can-bus. The CAN-Standard declares, that the Chip has to retry a given message as long as it is not sent successfully (or it is not cancelled by the application). Every time the chip tries to resend the message an Acknowledge-Error-Interrupt is generated. At high baud rates this can lead in extremely high CPU load just for handling the interrupts (and possibly the error handling in the application). To prevent this Interrupt-Flooding we disable the ACKE once it is seen as long we didn't transfer at least one message successfully.
2016-12-13 11:22:54 -06:00
Gregory Nutt
edeee90c66
i.MX6 interrupt handling: Additional logic needed to handle nested interrupts when an interrupt stack is used
2016-12-13 10:04:38 -06:00
Gregory Nutt
113d8bdcca
Fix some SMP-related compilation errors
2016-12-09 17:10:59 -06:00
Gregory Nutt
8b81cf5c7e
Merged in david_s5/nuttx-3/david_s5/typo-in-stm32f76xx77xx_pinmaph-edited-on-1481298811328 (pull request #182 )
...
Typo in stm32f76xx77xx_pinmap.h edited online with Bitbucket
2016-12-09 10:54:39 -06:00
Alan Carvalho de Assis
35023e4c6d
LPC43xx SD card: Correct pin configuration options needed for SD card pins.
2016-12-09 10:54:17 -06:00
David Sidrane
64ae731c99
stm32_allocateheap.c edited online with Bitbucket
2016-12-09 16:35:35 +00:00
David Sidrane
e7597d1754
Typo in stm32f76xx77xx_pinmap.h edited online with Bitbucket
2016-12-09 15:53:58 +00:00
David Sidrane
df9c5b33a0
Added STM32F469 RAM size and deliberated STM32F446 size
2016-12-09 05:02:31 -10:00
Paul A. Patience
30bbeb6c1f
STM32: Forgot to update chip.h for STM32F303x[BC]'s 4 ADCs
2016-12-08 16:31:39 -05:00
David Sidrane
dd309ad9e8
I was wrong - the original commit was correct. Assume a write op on the last word: address of 0xxxxxfe and count of 2. It is a valid operation and address+count is == STM32_FLASH_SIZE - so that is OK
2016-12-08 21:14:31 +00:00
David Sidrane
c77bda47d7
BUGFIX:STM32F427 was rebooting. Over reached family.
2016-12-08 20:31:56 +00:00
Gregory Nutt
ab43681f15
Update TODO and some comments.
2016-12-08 10:24:40 -06:00
Pierre-noel Bouteville
017773eda3
EFM32: Fix a compilation error
2016-12-07 09:13:13 -06:00
Gregory Nutt
a7b688e87b
sched notes: Add additional note to see if/when CPU is started in SMP mode.
2016-12-07 09:08:20 -06:00
Gregory Nutt
dc79e35d65
For Cortex-A9, should also set ACTLR.FW in SMP mode to enble TLB and cache broadcasts. Does not fix SMP cache problem.
2016-12-07 09:06:41 -06:00
Gregory Nutt
b9be0279b1
Coding standard requires a blank line after every comment.
2016-12-07 06:52:15 -06:00
Gregory Nutt
cae56b825b
Merged in david_s5/nuttx/upstream_to_greg_SDIO_fix (pull request #177 )
...
Allow a config to override the SDIO clock edge setting
2016-12-07 12:48:11 +00:00
David Sidrane
cbf863b1ca
STM32F7: Allow the config to override the clock edge setting
2016-12-06 13:43:57 -10:00
David Sidrane
7cc0a06f44
STM32: Allow the config to override the clock edge setting
2016-12-06 13:30:07 -10:00
Gregory Nutt
e190e1ee5b
stm32fxxxxx_otgfs.h edited online with Bitbucket
2016-12-06 15:58:05 +00:00
Gregory Nutt
8e447453e1
Add a missing bit field definitions that was lost when stm32_otgfs.h was deleted.
2016-12-06 09:22:03 -06:00
Gregory Nutt
d6437407b1
Fix broken build. Previous commit removed a file that was being used.
2016-12-06 09:03:00 -06:00
Gregory Nutt
b6a21edb42
Merged in david_s5/nuttx/upstream_to_greg (pull request #176 )
...
Upstream to greg
2016-12-06 12:22:42 +00:00
David Sidrane
885b718552
Expanded otgfs support to stm32F469 and stm32f446
...
Added missing bits definitions
Used stm32F469 and stm32f446 bit definitions
Removed unsed header file
2016-12-05 18:07:57 -10:00
David Sidrane
50f36f8967
Added support for stmf469 SAI and I2S PLL configuration and STM446 fixes
2016-12-05 14:21:46 -10:00
David Sidrane
8b31eda4d8
Added Timers 2-5 and control of SAI and I2S PLLs
2016-12-05 14:19:56 -10:00
Gregory Nutt
9ed0387379
Olimex-LPC1766-STK: Enable procfs in NSH configuration. Automount /proc on startup.
2016-12-05 08:52:40 -06:00
Gregory Nutt
6cff0a7012
SAMA5 PWM: Minor improvement to a loop
2016-12-04 15:48:13 -06:00
Gregory Nutt
39c4ecbcd0
SAMA5 PWM: Costmetic
2016-12-04 15:39:53 -06:00
Gregory Nutt
ff76ebfd31
SAMA5 does not build when executing from SDRAM before board frequencies are not constant. Rather, the bootloader configures the clocking and we must derive the clocking from the MCK left by the bootloader. This means lots more computations. This is untested on initial commit because I don't have a good PWM test setup right now.
2016-12-04 15:25:43 -06:00
Masayuki Ishikawa
d92a7886a4
SAM3/4: Add SMP support for the dual-core SAM4CM
2016-12-04 07:23:31 -06:00
