Gregory Nutt
|
facf988cb2
|
Add logic to configure interrupt controller debug; Fix high priority, nested interrupt build problems
|
2013-12-22 11:16:29 -06:00 |
|
Gregory Nutt
|
5f89b91ad1
|
Finishes coding of ARMv7-M high priority nested interrupt logic. Still undocumented; still not fully tested
|
2013-12-21 15:05:48 -06:00 |
|
Gregory Nutt
|
7bcfcb2544
|
Beginning of high priority nested interrupt support for the ARMv7-M family
|
2013-12-21 11:03:38 -06:00 |
|
Gregory Nutt
|
49f73c04ae
|
Fix a typo that was cloned to several SAMA5 and MTD files
|
2013-12-21 09:45:27 -06:00 |
|
Gregory Nutt
|
1e7365eea4
|
Cosmetic: Changlog and update to comments
|
2013-12-20 16:24:22 -06:00 |
|
Gregory Nutt
|
67b5785d58
|
Kconfigs: Interrupt prioritization should not be automatically selected
|
2013-12-20 08:42:54 -06:00 |
|
Gregory Nutt
|
ed56d3aa83
|
Replace explicit hex MMU value with definition
|
2013-12-18 12:47:43 -06:00 |
|
Gregory Nutt
|
e9d7ab1ba3
|
A10: Extend register debug logic
|
2013-12-18 11:26:48 -06:00 |
|
Gregory Nutt
|
447e79dccc
|
Fix bad register name in INTC debug function
|
2013-12-18 10:14:12 -06:00 |
|
Gregory Nutt
|
e23dcc6384
|
Cortex-A: Fix start-up cache invalidation logi
|
2013-12-18 09:01:43 -06:00 |
|
Gregory Nutt
|
d67eeb1f8a
|
A10: Make sure that interrupts are disabled and cleared
|
2013-11-17 11:40:58 -06:00 |
|
Gregory Nutt
|
a542164b1d
|
Page lies in SRAM A2 not A1
|
2013-11-17 10:37:10 -06:00 |
|
Gregory Nutt
|
fa3593a2c5
|
Remove executable mode bits
|
2013-11-17 08:27:11 -06:00 |
|
Gregory Nutt
|
d46dd5f8e2
|
A10: Fix DDR mapping
|
2013-12-17 09:22:27 -06:00 |
|
Gregory Nutt
|
1771b69b62
|
Cosmetic changes to comments and README files
|
2013-12-16 13:48:20 -06:00 |
|
Gregory Nutt
|
cbe5751c3b
|
Trivial updates to comments and README files
|
2013-12-16 11:13:55 -06:00 |
|
Gregory Nutt
|
96918171ee
|
Review Cortex-A9 CP15 registers and update register definitions
|
2013-12-16 10:23:29 -06:00 |
|
Gregory Nutt
|
93914d8686
|
Back port some A10 changes into the SAMA5 memory map definitions
|
2013-12-16 09:21:55 -06:00 |
|
Gregory Nutt
|
c4380b5a8f
|
ARMv7-A: If the page table does not like in same address range as .text and primary RAM, then we will need to set up an additional mapping for the page table at boot time.
|
2013-12-16 08:26:07 -06:00 |
|
Gregory Nutt
|
9f01df47ea
|
Create procfs_utils.c; File missed from last commit; + remove warning from mm_memalign.c (how did this work before?)
|
2013-12-14 08:53:23 -06:00 |
|
Gregory Nutt
|
623229057f
|
A10 serial driver (still needs some work). From Alan Carvalho de Assis
|
2013-12-13 16:41:44 -06:00 |
|
Gregory Nutt
|
c5f56cb39b
|
Eliminate some warnings in the pcDuino A10 build
|
2013-12-13 13:09:45 -06:00 |
|
Gregory Nutt
|
756fd631ca
|
A10: Add A10 configuration header file
|
2013-12-13 12:53:33 -06:00 |
|
Gregory Nutt
|
d6b81cc7ef
|
A10: Timer interrupt handler
|
2013-12-13 12:42:26 -06:00 |
|
Gregory Nutt
|
124bd68c6f
|
Finish A10 Timer register definitions
|
2013-12-13 11:44:52 -06:00 |
|
Gregory Nutt
|
c0367fcc0a
|
Beginning of Timer register definition file for the A10
|
2013-12-12 12:27:30 -06:00 |
|
Gregory Nutt
|
1f097aa856
|
A10/pcDuino/Linux build fixes
|
2013-12-11 17:05:08 -06:00 |
|
Gregory Nutt
|
70a8510fb9
|
A10: Re-vamp pin configuratin header file
|
2013-12-11 14:40:52 -06:00 |
|
Gregory Nutt
|
482d94cfd2
|
A10+pcDuino: PIO support, LED and button support
|
2013-12-11 13:23:40 -06:00 |
|
Gregory Nutt
|
06f08899dc
|
A10 PIO register definition header file
|
2013-12-10 15:53:32 -06:00 |
|
Gregory Nutt
|
e282aad903
|
Move include/nuttx/fb.h to include/nuttx/video/fb.h
|
2013-12-10 09:23:54 -06:00 |
|
Gregory Nutt
|
bdfb2f7eb6
|
More OV2640 initialization logic
|
2013-12-10 09:10:39 -06:00 |
|
Gregory Nutt
|
ae10aea36c
|
A10 peripheral selection logic
|
2013-12-09 15:24:54 -06:00 |
|
Gregory Nutt
|
59d5c8151d
|
A little SAMA5 camera stuff
|
2013-12-09 14:20:11 -06:00 |
|
Gregory Nutt
|
0297ed0966
|
A10 UART: Register definition header file
|
2013-12-09 14:18:32 -06:00 |
|
Gregory Nutt
|
4d07c15932
|
Add OV2640 camera support to test the SAMA5 ISI peripheral
|
2013-12-09 10:51:22 -06:00 |
|
Gregory Nutt
|
227cddccfa
|
A10: Re-write of interrupt management logic
|
2013-12-09 07:47:15 -06:00 |
|
Gregory Nutt
|
0e54839bf7
|
Add A10 interrupt numbers
|
2013-12-08 11:49:39 -06:00 |
|
Gregory Nutt
|
4a3629180e
|
A10 interrupt logic
|
2013-12-08 10:18:28 -06:00 |
|
Gregory Nutt
|
c661c4014f
|
A10 mmu configuration and INTC register definitions
|
2013-12-08 09:11:52 -06:00 |
|
Gregory Nutt
|
ae044a485c
|
pcDuino: More changes to get the code fragments that are in place building successfully
|
2013-12-07 16:44:23 -06:00 |
|
Gregory Nutt
|
22fefb59da
|
Add board support infrastructure for the pcDuino board. There is not much there on the initial checkin
|
2013-12-07 14:25:35 -06:00 |
|
Gregory Nutt
|
05759e0721
|
Add basic directory structure to support the Allwinner A10
|
2013-12-07 13:06:34 -06:00 |
|
Gregory Nutt
|
7b6b2bbd7c
|
Minor updates to comments and README files
|
2013-12-07 07:00:48 -06:00 |
|
Gregory Nutt
|
9afdaa6744
|
SAMA5 NAND: Fix some DMA-related issues
|
2013-12-06 13:04:15 -06:00 |
|
Gregory Nutt
|
08e027b42f
|
SAMA5 NAND: bugfixes
|
2013-12-06 11:34:29 -06:00 |
|
Gregory Nutt
|
6157214f4c
|
SAMA5 NAND: Fix several bugs associated with PMECC data transfers
|
2013-12-05 18:20:32 -06:00 |
|
Gregory Nutt
|
692b087d07
|
LM: Don't initialize .data if running in SRAM. Global missing intialize type. SAMA5 NAND: Fix for read nand in smaller chunks
|
2013-12-05 10:37:55 -06:00 |
|
Gregory Nutt
|
422b225401
|
Cosmetic updates to comments and READMEs
|
2013-12-04 16:41:45 -06:00 |
|
Gregory Nutt
|
698baf9baa
|
LPC31 EHCI: Fix errors in DEBUGASSERT statements
|
2013-12-04 14:29:24 -06:00 |
|
Gregory Nutt
|
adc0b36c8f
|
SAMA5 NAND: PMECC logic was reading past the end of the user buffer
|
2013-12-04 13:14:26 -06:00 |
|
Gregory Nutt
|
ae01f868b2
|
SAMA5 NAND: Fix some PMECC setup logic
|
2013-12-04 11:56:56 -06:00 |
|
Gregory Nutt
|
13010883eb
|
SAMA5 NAND: Do not perform DMA on small transfers
|
2013-12-04 07:41:29 -06:00 |
|
Gregory Nutt
|
2318531d93
|
Condition out most of the recent NXFFS changes for NAND. NXFFS will never be able to support NAND
|
2013-12-03 13:11:11 -06:00 |
|
Gregory Nutt
|
59c4739312
|
SAMA5 DMA: Address of next descriptor in list is a physical address
|
2013-12-03 09:48:13 -06:00 |
|
Gregory Nutt
|
875b49913a
|
SAMA5 NAND: Only CS3 can have NAND
|
2013-12-03 06:59:22 -06:00 |
|
Gregory Nutt
|
d46001a4ba
|
Kconfigs: Fix and issue with SERCOMM_CONSOLE being define in two places
|
2013-12-02 17:21:46 -06:00 |
|
Gregory Nutt
|
006db0be7c
|
SAMA5 NAND: Can't DMA using DMAC1. Add lots of NAND DMA debug instrumentation
|
2013-12-02 17:15:57 -06:00 |
|
Gregory Nutt
|
5f76fe9cb4
|
SAMA5 NAND: Basic NAND access now work (software ECC and no DMA)
|
2013-12-01 18:21:41 -06:00 |
|
Gregory Nutt
|
0c8ffc6d83
|
SAMA5 NAND: Return value should not be ignored
|
2013-12-01 13:39:28 -06:00 |
|
Gregory Nutt
|
360a451268
|
ViewTool STM32F107: Basic NSH checks out okay
|
2013-12-01 10:05:40 -06:00 |
|
Gregory Nutt
|
c50277149f
|
SAMA5 NAND: Fix some race conditions in checking status bits
|
2013-11-30 14:17:32 -06:00 |
|
Gregory Nutt
|
2b3f691fef
|
SAMA5 EHCI: Fix case when interrupt endpoints enabled
|
2013-11-29 16:42:44 -06:00 |
|
Gregory Nutt
|
25f7e45708
|
Make naming consistent for USB host initialiation functions
|
2013-11-29 14:31:44 -06:00 |
|
Gregory Nutt
|
4c7cc446c1
|
LPC31 EHCI: Verified that driver works with keyboard (low-speed, interrupt endpoints)
|
2013-11-29 14:31:42 -06:00 |
|
Gregory Nutt
|
15274c82fc
|
SAMA5 NAND: Don't use HSMC interrupts. They occur to quickly and cause mysterious race conditions
|
2013-11-29 11:52:47 -06:00 |
|
Gregory Nutt
|
a2117320e3
|
LPC31 EHCI: Fixes so that high- and low-speed devices work with the EHCI host
|
2013-11-28 15:13:56 -06:00 |
|
Gregory Nutt
|
de797768cd
|
LPC31 EHCI: Make stream disable a configurable option
|
2013-11-28 13:30:06 -06:00 |
|
Gregory Nutt
|
1ea447867a
|
SAMA5 NAND: Still debugging
|
2013-11-28 12:21:33 -06:00 |
|
Gregory Nutt
|
755ee7f34b
|
STM32 F4: Add support for GPIOK and GPIOJ. From Ken Pettit
|
2013-11-28 08:13:59 -06:00 |
|
Gregory Nutt
|
afb0209207
|
LPC31 EHCI: Seems to work after re-ordering some initialization logic
|
2013-11-27 13:14:23 -06:00 |
|
Gregory Nutt
|
5fb0062d2d
|
SAMA5 NAND: A few bug fixes for integration. Still lots more to do
|
2013-11-27 11:04:40 -06:00 |
|
Gregory Nutt
|
ac275259bd
|
SAMA5 NAND: Fix some DMA related issues
|
2013-11-27 07:37:42 -06:00 |
|
Gregory Nutt
|
014a85af1b
|
SAMA5 DMA: Add an option to disable DMA for debug purposes
|
2013-11-26 06:55:14 -06:00 |
|
Gregory Nutt
|
0c3a0bfd3f
|
SAMA5 NAND: Changes made durint testing (still does not work)
|
2013-11-25 18:38:03 -06:00 |
|
Gregory Nutt
|
4483117a60
|
SAMA5 NAND: Trivial changes
|
2013-11-25 14:16:04 -06:00 |
|
Gregory Nutt
|
2be17cd41f
|
SAMA5 NAND: Fix a few race conditions
|
2013-11-25 13:53:58 -06:00 |
|
Gregory Nutt
|
45a4eba015
|
SAMA5D3x-EK NAND: Integrate SAMA5 NAND support into SAMA5D3x-EK board support
|
2013-11-25 12:10:24 -06:00 |
|
Gregory Nutt
|
20564e8c73
|
SAMA5 PMECC: Code complete
|
2013-11-25 09:04:41 -06:00 |
|
Gregory Nutt
|
0974441b79
|
SAMA5 NAND: Retrofit trim page logic
|
2013-11-24 14:57:30 -06:00 |
|
Gregory Nutt
|
2a103d9f4d
|
SAMA5 PMECC: Ported Gallois tables
|
2013-11-24 12:36:42 -06:00 |
|
Gregory Nutt
|
15f6e382cb
|
SAMA5 NAND: Finish upper part of PMECC logic; add HSMC interrupt handling
|
2013-11-24 11:51:30 -06:00 |
|
Gregory Nutt
|
d1b4f1c466
|
SAMA5 PMECC: More progress, still not complete
|
2013-11-24 09:37:59 -06:00 |
|
Gregory Nutt
|
e844610b98
|
SAMA5 PMECC: A little more
|
2013-11-23 11:26:33 -06:00 |
|
Gregory Nutt
|
f4c6a16c3d
|
SAMA5 PMECC: Some ROM-related interface updates
|
2013-11-23 10:06:33 -06:00 |
|
Gregory Nutt
|
d2ce5423cd
|
Cosmetic changes
|
2013-11-22 13:36:07 -06:00 |
|
Gregory Nutt
|
be8d067a1e
|
SAMA5 NAND: More stuff
|
2013-11-22 11:19:32 -06:00 |
|
Gregory Nutt
|
d46f24cdf8
|
LPC31xx EHCI: Power power changes
|
2013-11-21 18:25:10 -06:00 |
|
Gregory Nutt
|
eba19bef85
|
LPC3131 EHCI: More fixes
|
2013-11-21 16:39:49 -06:00 |
|
Gregory Nutt
|
37591022ca
|
LPC-H3131: SDRAM timing update. Still does not work
|
2013-11-21 14:46:49 -06:00 |
|
Gregory Nutt
|
e93894b53a
|
SAMA5 NAND: More progress
|
2013-11-21 11:13:08 -06:00 |
|
Gregory Nutt
|
22378d66c5
|
lpc31 ECHI. Early debug changes
|
2013-11-20 16:24:10 -06:00 |
|
Gregory Nutt
|
8f0c334d04
|
ARM9: More cache control functions
|
2013-11-20 15:24:14 -06:00 |
|
Gregory Nutt
|
31004d1cf7
|
SAMA5 NAND: Add block erase logic
|
2013-11-20 13:55:23 -06:00 |
|
Gregory Nutt
|
da5670d10b
|
LPC3131 EHCI: Add USB host tracing support
|
2013-11-19 15:48:02 -06:00 |
|
Gregory Nutt
|
448c8572cd
|
Rethinking some NAND interfaces
|
2013-11-19 08:50:12 -06:00 |
|
Gregory Nutt
|
a184224660
|
Add support for the Olimex LPC-H3131 board
|
2013-11-18 14:51:38 -06:00 |
|
Gregory Nutt
|
d8a3f21a47
|
Finishes up NAND software ECC logic
|
2013-11-18 11:42:17 -06:00 |
|
Gregory Nutt
|
3faa880ef1
|
MTD NAND: Beginning of software ECC logic
|
2013-11-18 09:43:44 -06:00 |
|
Gregory Nutt
|
d54832a942
|
More NAND stuff
|
2013-11-17 12:22:09 -06:00 |
|