Gregory Nutt
|
2feb83a2f8
|
SAMA5: More MMU-related changes to properly initialize SDRAM
|
2013-08-02 11:11:57 -06:00 |
|
Gregory Nutt
|
2ac9669a87
|
SAMA5: Add logic to initialize SAMA5D3x-EK on-board SDRAM
|
2013-08-01 16:58:55 -06:00 |
|
Gregory Nutt
|
8b8fe4d073
|
SAMA5: Add DDR controller register definitions
|
2013-08-01 12:27:41 -06:00 |
|
Gregory Nutt
|
b148465beb
|
ARMv7-A: Map all of .text, .bss, .data., stacks before enabling the MMU and caching. This is simpler and avoids fears I have about caching
|
2013-08-01 10:05:33 -06:00 |
|
Gregory Nutt
|
f2195a16b2
|
ARMv7-A: Separate CONFIG_PAGING start-up logic into a different startup file. Too much conditional compilation.
|
2013-08-01 07:41:00 -06:00 |
|
Gregory Nutt
|
ffdd034c35
|
SAMA5: Add an NSH configuration of the SAMA5D3x-EK board
|
2013-07-31 10:46:13 -06:00 |
|
Gregory Nutt
|
7dfef5e22e
|
SAMA5: Modification of some CPSR-related inline functions
|
2013-07-31 09:11:24 -06:00 |
|
Gregory Nutt
|
fde3777e9e
|
Fix Cortex-A CPSR register field definition
|
2013-07-30 19:05:24 -06:00 |
|
Gregory Nutt
|
bfa1a9545b
|
SAMA5: Change mapping of vector tables to work around that fact that I don't understand how the AXI MATRIX remap works
|
2013-07-30 16:19:52 -06:00 |
|
Gregory Nutt
|
8bfdf70766
|
ARMv7-A: Add cp15_disable_dcache(); SAMA5: nor_main.c no disables MMU and caches; Should not remap ISRAM to address 0x0 unless we booted into ISRAM
|
2013-07-30 13:20:33 -06:00 |
|
Gregory Nutt
|
c4c222ca3a
|
More DAC changes from John Wharington
|
2013-07-30 11:41:53 -06:00 |
|
Gregory Nutt
|
2c6b370c4a
|
Add ARMv7-A irqdisable() inline function
|
2013-07-30 11:37:09 -06:00 |
|
Gregory Nutt
|
5a94767c52
|
STM32 F3 I2C driver from John Wharington
|
2013-07-30 10:35:17 -06:00 |
|
Gregory Nutt
|
b57f54fbd0
|
STM32 DAC DMA fixes from John Wharington
|
2013-07-30 08:54:32 -06:00 |
|
Gregory Nutt
|
413aba0bf5
|
SAMA5: More cache and mmu inline utility functions
|
2013-07-29 19:57:15 -06:00 |
|
Gregory Nutt
|
36b1cd0a6b
|
SAMA5: Separate cache operations into separate files
|
2013-07-29 18:38:02 -06:00 |
|
Gregory Nutt
|
5351598323
|
Changes to ARMv7-A boot logic to handle the case where we execute out of NOR FLASH
|
2013-07-29 17:54:56 -06:00 |
|
Gregory Nutt
|
f96c6793b9
|
Add SAMA5 HSMC register definitions and logic to reconfigure the NOR FLASH
|
2013-07-29 10:56:21 -06:00 |
|
Gregory Nutt
|
4ba648aaae
|
SAMA5: Add file structure to support board-specific initialization of NOR flash
|
2013-07-29 07:41:53 -06:00 |
|
Gregory Nutt
|
9a94a3707c
|
SAMA5: The ostest configuration have been converted to run out of NOR flash. There is more to be done, however
|
2013-07-28 15:07:35 -06:00 |
|
Gregory Nutt
|
7dc8dd4b50
|
SAMA5: Correct a clock configuration bug; clarify some MMU memory types
|
2013-07-28 12:44:06 -06:00 |
|
Gregory Nutt
|
263678e05b
|
SAMA5: Correct vector mapping
|
2013-07-28 09:44:11 -06:00 |
|
Gregory Nutt
|
f0e3011fc3
|
Removed unused ARMv7-A cache function
|
2013-07-27 14:03:02 -06:00 |
|
Gregory Nutt
|
efa21b82bc
|
SAMA5: Fix heap allocation bugs
|
2013-07-27 11:28:31 -06:00 |
|
Gregory Nutt
|
c4ec723089
|
SAMA5 page table is cached; need to flush the cache each time that the page table is updated
|
2013-07-27 09:27:37 -06:00 |
|
Gregory Nutt
|
6fc4b9aacc
|
Correct an error in Cortex-A5 intermediate MMU mapping
|
2013-07-26 17:26:53 -06:00 |
|
Gregory Nutt
|
dc92037e67
|
Add a hello world configuration to help with the SAMA5 bringup
|
2013-07-26 15:28:01 -06:00 |
|
Gregory Nutt
|
70f0ffdfc5
|
Finally... renamed all CONFIG_DRAM_ settings to CONFIG_RAM_
|
2013-07-26 10:09:17 -06:00 |
|
Gregory Nutt
|
ec8a56259c
|
SAMA5: If the page table is in high memory, make sure that it is excluded from the heap
|
2013-07-26 09:16:46 -06:00 |
|
Gregory Nutt
|
0fb58d2cf1
|
Fix some bad page table definitions of last commit
|
2013-07-25 18:11:25 -06:00 |
|
Gregory Nutt
|
49f9b7040e
|
Misc Cortex-A5 MMU-related fix -- still does not boot
|
2013-07-25 16:37:55 -06:00 |
|
Gregory Nutt
|
55df28dbcf
|
Fix an uninitialized register error that crept into the ARM9 start up code many years ago and was recently cloned into the Cortex-A5. Obviously no on has used NuttX with ARM9 for years
|
2013-07-24 20:12:04 -06:00 |
|
Gregory Nutt
|
e6beda428a
|
Fix SAMA5 vector linking issue
|
2013-07-24 12:51:42 -06:00 |
|
Gregory Nutt
|
77e1c27005
|
Update SAMA5D3x-EK board configuration to support on-board UART connections, LEDs, and push buttons
|
2013-07-24 12:27:12 -06:00 |
|
Gregory Nutt
|
04b3bb1826
|
Revamp the way external memory regions are configured; Add logic to add SAMA5 external memory regions to the heap
|
2013-07-24 10:08:32 -06:00 |
|
Gregory Nutt
|
3860fc17f0
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
Gregory Nutt
|
d6ae8db987
|
ARMv7-N: Fix a copy error introduced in the previous check-in
|
2013-07-23 19:09:17 -06:00 |
|
Gregory Nutt
|
535048a73c
|
Improve some ARMv7-A/M floating point register save time; Add floating point register save logic for ARMv7-A
|
2013-07-23 17:52:06 -06:00 |
|
Gregory Nutt
|
812bf02972
|
ARMv7-A: Need 8-byte stack alignment when callign C code from interrupt handlers. This change needs to be ported to other ARM architectures as well
|
2013-07-23 14:47:16 -06:00 |
|
Gregory Nutt
|
14df812735
|
SAMA5: Adapt clocking for different boot modes. New header files for AXI matrix, BSC, and SFR
|
2013-07-23 13:54:49 -06:00 |
|
Gregory Nutt
|
afdd6320ee
|
Add SAMA5D3 pin multiplexing definitions
|
2013-07-23 09:47:01 -06:00 |
|
Gregory Nutt
|
f07d09aa48
|
Add SAMA5 GPIO configuration support
|
2013-07-22 20:59:47 -06:00 |
|
Gregory Nutt
|
339a55f1ea
|
Add support SAMA5 UART and serial driver
|
2013-07-22 19:16:37 -06:00 |
|
Gregory Nutt
|
e67d610347
|
SAMA5 clock configuration should now agree with Atmel sample code; Added header file with macros to enable and disable peripheral clocking
|
2013-07-22 17:00:02 -06:00 |
|
Gregory Nutt
|
a9b0f304e6
|
Add SAMA5 clock logic. Cloned from SAM3U and not yet verified
|
2013-07-22 14:42:05 -06:00 |
|
Gregory Nutt
|
1350b2a576
|
SAMA5 interrupt handling logic
|
2013-07-22 11:54:39 -06:00 |
|
Gregory Nutt
|
5bbc86f894
|
SAMA5/Cortex-A: Improve irqsave/restore inlines + add irqenable. Add skeleton file for SAMA5 interrupt management. Also change from last commit that was left in the editor
|
2013-07-21 17:08:40 -06:00 |
|
Gregory Nutt
|
87f54f7d0b
|
Add system timer logic for the SAMA5
|
2013-07-21 15:49:17 -06:00 |
|
Gregory Nutt
|
543b5b7e03
|
A few more Cortex-A5 and SAMA5 files
|
2013-07-21 12:52:38 -06:00 |
|
Gregory Nutt
|
66259bfc53
|
Misc Cortex-A5 changes include new file for cache operations
|
2013-07-20 13:06:00 -06:00 |
|