Gregory Nutt
|
596bdc73df
|
Removed the CONFIG_NUTTX_NEWCONFIG setting from every defconfig file
|
2014-03-06 12:23:26 -06:00 |
|
Gregory Nutt
|
8462bcc072
|
Removed unused configuratin variable: CONFIG_PGTABLE_VADDR
|
2014-03-01 16:21:28 -06:00 |
|
Gregory Nutt
|
47ca6ef4d4
|
configs/*/defconfig: If CONFIG_NSH_LIBRARY is set, make sure that CONFIG_NSH_READLINE is also set or the configuration will use the CLE the next time it is reconfigured
|
2014-02-28 07:45:51 -06:00 |
|
Gregory Nutt
|
f3f5378acc
|
The optimization level can now be selected as part of the configuration
|
2014-01-24 07:45:35 -06:00 |
|
Gregory Nutt
|
b301471adb
|
A10: Serial clock is OSC24M. From Alan Carvalho de Assis
|
2014-01-10 15:32:42 -06:00 |
|
Gregory Nutt
|
49a7faaaaf
|
Add pcDuino patch needed for booting. Update README to explain why
|
2013-12-08 10:56:37 -06:00 |
|
Gregory Nutt
|
c8d9de660c
|
default buildroot path is build_arm, not build_arm_nofpu
|
2013-12-26 10:01:14 -06:00 |
|
Gregory Nutt
|
cbf86ac01f
|
Finishes separation of debug symbols and optimization selections
|
2013-12-20 13:23:42 -06:00 |
|
Gregory Nutt
|
d46dd5f8e2
|
A10: Fix DDR mapping
|
2013-12-17 09:22:27 -06:00 |
|
Gregory Nutt
|
d6b81cc7ef
|
A10: Timer interrupt handler
|
2013-12-13 12:42:26 -06:00 |
|
Gregory Nutt
|
fe5670a067
|
pcDuino: update RAM start address and size
|
2013-12-11 17:14:13 -06:00 |
|
Gregory Nutt
|
806fbaaed1
|
pcDuino debug port is on UART0
|
2013-12-10 08:24:26 -06:00 |
|
Gregory Nutt
|
ae10aea36c
|
A10 peripheral selection logic
|
2013-12-09 15:24:54 -06:00 |
|
Gregory Nutt
|
ae044a485c
|
pcDuino: More changes to get the code fragments that are in place building successfully
|
2013-12-07 16:44:23 -06:00 |
|
Gregory Nutt
|
22fefb59da
|
Add board support infrastructure for the pcDuino board. There is not much there on the initial checkin
|
2013-12-07 14:25:35 -06:00 |
|