TakuyaMiyasita
|
d6445484fe
|
drivers/serial/uart_pl011.c : add the bitmask according to PL011 spec. (Although almost no problem.)
|
2024-06-03 21:18:44 +08:00 |
|
TakuyaMiyasita
|
c93383407b
|
drivers/serial/uart_pl011.c : add the interface about clock and reset control for reducing power consumption.
|
2024-06-03 21:18:44 +08:00 |
|
TakuyaMiyasita
|
99dee09146
|
drivers/serial/uart_pl011.c : bug fix about the function : pl011_txready().
|
2024-06-03 21:18:44 +08:00 |
|
chao an
|
e4d4c67b78
|
serial/pl011: configurable clock frequency
move clock frequency into Kconfig
Signed-off-by: chao an <anchao@lixiang.com>
|
2024-04-30 17:26:39 +08:00 |
|
chao an
|
c04f1e7789
|
drivers/serial/pl011: add FAR specifier
Signed-off-by: chao an <anchao@lixiang.com>
|
2024-01-11 13:39:06 +01:00 |
|
chao an
|
1dd9f64287
|
drivers/serial/pl011: add support of uart0/2/3 port
Signed-off-by: chao an <anchao@lixiang.com>
|
2024-01-11 13:39:06 +01:00 |
|
chao an
|
5f51aba1be
|
serial/pl011: rename serial_pl011 to uart_pl011
The lower half driver should be prefixed with "uart_"
Signed-off-by: chao an <anchao@lixiang.com>
|
2024-01-11 13:39:06 +01:00 |
|